Sign in

Not a member? | Forgot your Password?

Search blogs

Search tips

Find us on Facebook!

Articles by category

IIR Filter Design Software

See Also

Embedded SystemsFPGA

DSP - Digital Signal Processing - Blogs

Would you like to be notified by email when a new blog entry gets published on


RSS Feed

Sum of Two Equal-Frequency Sinusoids

Some time ago I reviewed the manuscript of a book being considered by the IEEE Press publisher for possible publication. In that manuscript the author presented the following equation: Being unfami...

posted by Rick Lyons on Sep 4 2014 under Basics 
Comments (0) |

The DFT Magnitude of a Real-valued Cosine Sequence

This blog may seem a bit trivial to some readers here but, then again, it might be of some value to DSP beginners. It presents a mathematical proof of what is the magnitude of an N-point discrete Four...

posted by Rick Lyons on Jun 17 2014
Comments (1) |

Specifying the Maximum Amplifier Noise When Driving an ADC

I recently learned an interesting rule of thumb regarding the use of an amplifier to drive the input of an analog to digital converter (ADC). The rule of thumb describes how to specify the maximum all...

posted by Rick Lyons on Jun 9 2014 under Tips and Tricks 
Comments (2) |

The wheels go round and round, round and round ...

Introduction Integer arithmetic is ubiquitous in digital hardware implementations, it's prolific in the control and data-paths.  When using fixed width (constrained) integers, overfl...

posted by Christopher Felton on May 26 2014 under FPGA | Basics | Tips and Tricks | Python 
Comments (0) |

Spline interpolation

A cookbook recipe for segmented y=f(x) 3rd-order polynomial interpolation based on arbitrary input data. Includes Octave/Matlab design script and Verilog implementation example. Keywords: Spline, int...

posted by Markus Nentwig on May 11 2014 under Matlab | FPGA | Verilog 
Comments (2) |

DSP Related Math: Nice Animated GIFs

I was browsing the ECE subreddit lately and found that some of the most popular posts over the last few months have been animated GIFs helping understand some mathematical concepts.  I thoug...

posted by Stephane Boucher on Apr 24 2014 under Basics 
Comments (1) |

DSPRelated and EmbeddedRelated now on Facebook & I will be at EE Live!

I have two news to share with you today. The first one is that I finally created Facebook pages for and EmbeddedRelated (DSPRelated page - EmbeddedRelated page). For a long t...

posted by Stephane Boucher on Feb 24 2014 under DSPRelated 
Comments (8) |

Signed serial-/parallel multiplication

Keywords: Binary signed multiplication implementation, RTL, Verilog, algorithm Summary A detailed discussion of bit-level trickstery in signed-signed multiplication Algorithm based on Wikipedia e...

posted by Markus Nentwig on Feb 16 2014 under FPGA | Basics | Verilog 
Comments (0) |

A Remarkable Bit of DFT Trivia

I recently noticed a rather peculiar example of discrete Fourier transform (DFT) trivia; an unexpected coincidence regarding the scalloping loss of the DFT. Here's the story. DFT SCALLOPING LOSS As y...

posted by Rick Lyons on Dec 26 2013 under Tips and Tricks 
Comments (3) |

Understanding and Preventing Overflow (I Had Too Much to Add Last Night)

Happy Thanksgiving! Maybe the memory of eating too much turkey is fresh in your mind. If so, this would be a good time to talk about overflow. In the world of floating-point arithmetic, overflow is p...

posted by Jason Sachs on Dec 4 2013
Comments (0) |
| 1 | | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |