Sign in

username:

password:



Not a member?

Search code



Search tips


See Also

Embedded SystemsFPGAElectronics

Bluespec SystemVerilog (BSV) Code, Examples, Snippets

If you would you like to share a piece of DSP related code with the community, please click here.

By Programming Language:
All LanguagesASM | Bluespec SystemVerilog (BSV) | C | C++ | Matlab | Mixed C and ASM | Octave | Python | Scilab 

By Processor:
All ProcessorsARM | FPGA/ASIC (RTL) | Freescale DSP56F8xx | SHARC | TI C64x | TI C67x | TI F28x 

Sorted by:
Most Popular First | Highest Rated First | Most Recent First


NEW: Suggest a Snippet

Magnitude Approximation functions in BSV [Bluespec SystemVerilog (BSV), FPGA/ASIC (RTL)]

Richard Lyons has described magnitude approximation in his books and online. He provides a fine explanation of the approximation errors. Below are two Bluespec SystemVerilog (BSV) functions implementi...

posted by Shepard Siegel on Mar 29 2011
Comments (1) |