Comp.dsp is a worldwide Usenet news group that is used to discuss various aspects of digital signal processing.
We found 471 threads matching "decimation"
You are looking at page 1 of 12.
The most relevant threads are listed first
c1910 - 2007-06-12 08:50:00
hi!
i'm sorry what is decimation?
yesterday, i found a block diagram of digital signal processing for
demodulate AM signal...
and there is a decimation process after the balance modulator...
i don't understand the function of decimation process...
please, help me...
thank you...
-c1910-...
Jeff - 2004-09-06 17:48:00
Hi,
I am learning about digital decimation. The problem is like this:
Z-transform of input sequence and filter aree X(z), H(z) respectively.
After the filter H(z), there is a 2 decimation. From one book talking
about decimation, it says the Z-transform of output sequence after
decimation is:
...
c1910 - 2007-06-14 05:57:00
hi!
i want to demodulate AM signal with DSP...i found an article that says
like this :
demodulator is illustrated as decimation integration filter. It includes a
multiplier portion and an integration/decimation portion.
so can we demodulate AM using decimation method?
and what is decimatio...
c1910 - 2007-06-12 08:41:00
hi! what is decimation? can everybody give me an example? or the
definition?
or what is the function?
thanks, coz i don't understand the decimation?!
...
Hye,
I have a question to try to find a way to improve my processing.
I use a multirate filter with decimation.
There is a decimation by 40. One FIr is used then decimation, and the 1
IIR with decimation, then a second IIR with decimation, then again oner
IIR and decimation and at last one F...
seb - 2004-03-27 16:55:00
Hello,
I am looking for good advices about my design.
I am working with an ADC which work beetween 1kHz and 2kHz but the
application need data sampled beetween 10 Hz and 2 kHz. So i decide to
make decimation in order to get the sample frequence beetween 10Hz and
1 kHz. But in order to do it...
Rick Lyons wrote:
> It took me a while to find the darned post of mine.
> My post was:
>
> From: R.Lyons@_BOGUS_ieee.org (Rick Lyons)
> Subject: Re: Multirate filter design
> Date: Tue, 11 Jul 2006 10:45:44 GMT
> I remember reading (somewhere) that it is *VERY*
> difficu...
Hello,
I have problem puting the rigth name on the rigth thing:
--> In "Discrete-time signal processing" of Oppenheim and schafer :
"In general, the operation of reducing the sampling rate (including
any prefiltering) will be called downsampling" section 4.6.1
--> In "An overview of sig...
sowmini - 2007-10-05 07:53:00
I need to implement a decimation filter( using CIC structure )in C.
I have created integrator block,another block for decimation and finally a
third block for comb structure and cascaded them in that order.But the
final frequency response doesnot match the theoretical graph.I have used
2's complime...
Praveen wrote:
> Hi
>
> I am implementing a polyphase decimation of a 8k signal by a factor of
> 20. I have designed a filter of pi/20, which means there are 20
> subbands. In case of decimation, the input gets shifted by a sample at
> each time instant and then convolved with all the...
mariking - 2007-05-28 08:52:00
Hi
I need to take a standard 8bit ADC which samples at 40Msps increase the
resolution by about 4 or 5 bits. I know that oversampling spreads the
quantization noise over a wider bandwidth thereby decreasing the SQNR. So
i can increase the resolution through decimation? How do I increase the
resolu...
pcchen - 2009-05-06 11:06:00
Hi All,
I'm a HW engineer and need to design decimation filter for sigma-delta
ADC. After reading some articles and discussion from internet, I knew
decimation filter has 2 major function, downsample and 1-bit to multi-bit
data conversion. As all replies for
http://www.dsprelated.com/showmessage/...
Ahmad - 2003-08-27 15:27:00
Hi all,
I am currently in the process of designing a decimation filter for a
16bit Sigma Delta ADC. I suspect it will be a CIC filter followed by a
FIR filter.
I am facing great difficulty understanding such filter, as my
experience in usually with analog circuits, and not DSP.
My ques...
saras - 2005-11-23 00:35:00
hi..
I wnat to design a fir decimation filter with 32 taps , input width 16,
coefff width 16 .plz give me suggestions to implement this.
...
clarkkevin - 2006-03-03 04:22:00
Hello,
Let's consider a Sigma-Delta analog to digital converter following
by decimation filters.
Do the passband ripples of the decimation filter play a significant
role in not to degrade the precision afforded by the Sigma Delta ?
I have been said that if a Sigma Delta converter hol...
bharat pathak - 2008-02-02 04:43:00
I have not heard of mixed radix. but split radix is when you use
both radix2 and radix4 to compute N point FFT.
your output or input ordering/reordering will depend on if you
are implementing decimation in time or decimation in freq algo.
if you are doing decimation in time then you have to re...
Hi Guys,
Wow. Thanks for all the replies. You've
given me a lot to think about.
One of the things that prompted my question
is the fact that if we need to decimate by
a large factor D, we can decimate in two stages
(decimate by D1, followed by decimation by D2)
to reduce the overa...
Hi all,
I have a yet another decimation question rather a decimation and a FIR
filter question.
I have 64K input samples that are filtered using a 3 tap - 2nd order
FIR filter, say [a1 a2 a3]. After filtering they are decimated by 8. I
want to reverse this operation such that I decimate fi...
klusner - 2009-03-13 10:11:00
Hi members
I am new to multirate dsp ,I understand that to down sample you need to
have antialias filter bandlimited to Fs/2(Fs output sampling rate)and take
the M (decimation factor)samples and discard M-1 samples. My questions are
1)Is antialias filter itself called decimation filter
2) delay...
tharris00 - 2009-03-01 17:41:00
Hello,
I've been studying polyphase decomposition, decimation, interpolation and
fractional decimation. I think I have a handle on what I'm doing, but
there's one thing I don't understand...
Do you have to have greater than an L*Mth order filter in order to use
polyphase decomposition to put t...
liubenyuan - 2008-07-19 11:56:00
Hi all:
I want to implement a Decimation with D=6 to decimate from 5Mhz to
833Khz, but all the 833Khz content is with interest, so the priori
low-pass filter seem to have a very sharp transition width, which is
hard to implement. so anyone got some ideas?
...
seb - 2004-01-13 22:10:00
Hello,
i am looking for decimation and interpolation technique in order to,
given a sampling rate fs, obtain a new sampling rate like (a/b)*fs.
A way to to do is to decimate and then use linear interpolation...
Is there some other ways (documents) to do this ?
If so, have you got some boo...
hi all,
let's say i want to resample to 4/5 the input samplerate, i.e.
interpolate 4X then decimate 5X. for both steps lowpass filters need to
be designed. according to dspguru.com, it is sufficient to
1. determine cutoff freq. for the interp. filter
2. determine cutoff freq. for the dec...
sukram - 2008-07-23 12:49:00
I'm usig CIC5 decimation filter, which is part of a larger signal processor
chip, decimation is M=8, the input frequency is Fs. Since CIC filters only
have infinite attenuation at f=Fs/8*k , k={1..7}, a considerable amount of
Alias will 'fold' into the output data stream's spectrum between 0...Fs/16...
vali_alex - 2007-10-02 08:54:00
Hi,
I have a root raised cosine in a receiver whose input is a 16x oversampled
signal. How do I do the decimation at the output, or how to find with
sample out of 16 to keep?
Is there any site or book where I can find information about this.
Thanks
...
Hi,
Can anyone please explain how decimation using frequency response
masking is done?? thanks in advance.
Raj.
...
Tom - 2008-04-30 15:26:00
I read in one of the literature about a CIC filter with decimation of 3.5.
As far as I know CIC decimates by integer only.
Is there a way to build a CIC with decimation of 3.5 ?
Tom
...
vengadeshkumar - 2008-09-12 19:32:00
Hi,
I have sampled the sinosoidal signal of 200Mhz at a rate of 500Mhz and i
made decimation by factor of 25 on the above samples.The o/p of decimation
is 20 mhz signal..I passed the above signal to a Digital bandpass filter(
198mhz--202Mhz).Later if i take the absolute value of the filter op ..w...
Grant Griffin - 2009-12-10 08:09:00
Eric Jacobsen wrote:
> On 12/9/2009 7:54 AM, km wrote:
> > Hi All,
> > Does anyone have a suggestion for a fast down sampling filter?
>
> For N:1 reduction, add N consecutive samples together and output that.
> Move to the next window of N samples.
>
> The response will not be...
alex65111 - 2009-04-17 00:58:00
All thanks for attempts to help me but I have not understood where I am
mistaken.
Let's try to ask a question easier and particularly.
Let's assume at us there is a system consisting of the filter and
following for it decimation.
The impulse response of filter
H=[0.033402 0 -0.015082 0 0...
Kiran - 2007-06-12 11:35:00
Hi all,
My question is related to sigma-delta conversion. I understand the
analog side of this, i.e. the modulator, and have developed a matlab
simulation which gives me 1's and -1's output for any input signal.
Essentially, this is the high data rate 1 bit output of the sigma
delta modulato...
moe - 2005-08-29 22:11:00
Hi, I am new to DSP and learning about sampling and related topics. I have
read a book and visited online sites but still am having problems
understanding :
1. Why do we need a filter (FIR) BEFORE we downmsample when we perform
decimation. I understand why for upsampling we need the filtering ...
Hi,
I've seen several cases where the chroma decimation, e.g.,
when going from YCrCb 4:4:4 to 4:2:2, is done by simply
throwing away every other sample. I have two questions
regarding this operation:
1. If there were a 1-D signal, simply throwing away
every other sample without first f...
Hi All,
I thank all of you, for your support, which I got previously. I am
hardware design engineer and working on sigma delta ADC. And my role
is to design decimation filter, basically I have to design a blocks
which converts single bit to multi bits output. I surveyed lots of
literature.
...
Hello All,
The task is to design the multiple cascaded FIR filters to do the
decimation. There are tough requirements about the resultant ripples in
the passband; the stage-by-stage design seems to be very inefficient.
Can you suggest a filter design software which can optimize the overall...
2008-01-07 16:27:00
DSP gurus:
Concerning decimation by a rational scale factor, L/M, where
L = upsampling factor,
M = downsampling factor,
M > L (hence, decimation occurs)
Define Decimator A as
Input -> FIR bandlimit(L pi / M) -> Two-point interpolation -> Output
Define Decimator B as
Input ->...
Hi,
I have a problem, I have a oversampled (OSR =16) Digital Signal, prior
to downsampling a filter is used, a 16 Tap BandpassFIR filter wich
also have a Window.
1. Is there a document or approch how to calculate mathematically the
resolution / Accuracy after the Filter, the Window and af...
Hi All,
I have recently completed my DSP course (subject) which is part of my
engineering degree and I am very interested in DSP applications to Audio in
particular. I have decided to undertake a project which involves FFT
(probably I will use a Radix-2 to keep it simple for me) in hardware...
srikk - 2007-02-01 08:00:00
Hi,
i would like to know which is the best method for implementing a integer
sample rate converter (decimation /interpolation) in terms of quality.
the conversion rates required are (2,4,8,16) both decimation and
interpolation.i had tried with polyphase implementation and lagrange
interpolatio...
Jimm Avante wrote:
> I am new to FFT but after reading, all FFT starts butterfly operation during
> the
> middle of the frame. For example, a radix-2, it starts until N/2 sample has
> been
> read in from ADC, i.e. but(0, N/2-1), but(1, N/2), ...
>
> Is it possible to design it in su...
|
1 |
2 |
3 |
4 |
5 |
6 |
7 |
8 |
9 |
10 |
11 |
12 |
next