Sign in

username or email:

password:



Not a member?
Forgot your password?

Search compdsp



Search tips

Ads

Discussion Groups

See Also

Embedded SystemsFPGA

Discussion Groups > Comp.DSP

Comp.dsp is a worldwide Usenet news group that is used to discuss various aspects of digital signal processing.

There are 1 threads in our archives.

You are looking at page 1 of 1.

The threads with the newest articles are listed first.

Power Delay Profile
0

aubert - 2006-08-01 14:06:00
hi everybody, i'm trying to generate an etsi filter in order to simulate a channel. I did it but there is still one problem, i don't manage to take in account taps delays.. I read on the net we have...Power Delay Profile