Technical discussions about the TI C28x DSPs (including the C2810, C2811, C2812, F2801, F2806, F2808, F2810,, F2811, F2812, R2811 and R2812).
In CCS2.2, I can't change WDCR manually. It always read 0x0000 while SCSR is 0x0005, which means WDOVERRIDE bit is 1 and WDIS can be changed. I just don't want to use watchdog during debug. How to turn off it manually? thx for any suggestion. Chao Check Out Industry's First Single-Chip, Multi-Format, Real-Time HD Video Transcoding Solution for Commercial & Consumer End Equipment: www.ti.com/dm6467 You can post a message or access and search the archives of this group on DSPRelated.com: http://www.dsprelated.com/groups/c28x/1.php _____________________________________
Hey Chao, In your case is WDFLAG bit getting set to indicate a watchdog reset? I have written a code where first i am setting watchdog in an interrupt mode and by purpose i am letting watchdog_isr to execute. And after that i am configuring watchdog into Reset mode and once again letting watchdog time out. From this experiment what i observe is system is re-executing a code but WDFLAG bit is not getting set to indicate a watchdog reset. Any direction will be appreciated. Thanks in advance. sanjay In CCS2.2, I can't change WDCR manually. It always >read 0x0000 while SCSR is 0x0005, which means >WDOVERRIDE bit is 1 and WDIS can be changed. >I just don't want to use watchdog during debug. >How to turn off it manually? >thx for any suggestion. > >Chao > ------------------------------------ Check Out Industry's First Single-Chip, Multi-Format, Real-Time HD Video Transcoding Solution for Commercial & Consumer End Equipment: www.ti.com/dm6467 You can post a message or access and search the archives of this group on DSPRelated.com: http://www.dsprelated.com/groups/c28x/1.php _____________________________________
thx¡£ I have found the cause of my problem. --- s...@gmail.comдµÀ: > Hey Chao, > In your case is WDFLAG bit getting set to indicate a > watchdog reset? I have written a code where first i > am setting watchdog in an interrupt mode and by > purpose i am letting watchdog_isr to execute. And > after that i am configuring watchdog into Reset mode > and once again letting watchdog time out. From this > experiment what i observe is system is re-executing > a code but WDFLAG bit is not getting set to indicate > a watchdog reset. Any direction will be appreciated. > Thanks in advance. > > sanjay > > In CCS2.2, I can't change WDCR manually. It always > >read 0x0000 while SCSR is 0x0005, which means > >WDOVERRIDE bit is 1 and WDIS can be changed. > >I just don't want to use watchdog during debug. > >How to turn off it manually? > >thx for any suggestion. > > > >Chao > ------------------------------------ Check Out Industry's First Single-Chip, Multi-Format, Real-Time HD Video Transcoding Solution for Commercial & Consumer End Equipment: www.ti.com/dm6467 You can post a message or access and search the archives of this group on DSPRelated.com: http://www.dsprelated.com/groups/c28x/1.php _____________________________________
V2hhdCB3YXMgaXQ/IFlvdSBjYW4gc2hhcmUgaXQgd2l0aCB1cy4uLiA6KQoKMjAwOC8zLzI0 IFhpYW5nIENoYW8gPHhpYW5nY2hhbzg5MUB5YWhvby5jb20uY24+OgoKPiB0aHihowo+IEkg aGF2ZSBmb3VuZCB0aGUgY2F1c2Ugb2YgbXkgcHJvYmxlbS4KPiAtLS0gc2FuamF5LnRhbWFr dXdhbGFAZ21haWwuY29t0LS1wDxzYW5qYXkudGFtYWt1d2FsYUBnbWFpbC5jb20lRTUlODYl OTklRTklODElOTM+Cj4gOgo+Cj4gPiBIZXkgQ2hhbywKPiA+IEluIHlvdXIgY2FzZSBpcyBX REZMQUcgYml0IGdldHRpbmcgc2V0IHRvIGluZGljYXRlIGEKPiA+IHdhdGNoZG9nIHJlc2V0 PyBJIGhhdmUgd3JpdHRlbiBhIGNvZGUgd2hlcmUgZmlyc3QgaQo+ID4gYW0gc2V0dGluZyB3 YXRjaGRvZyBpbiBhbiBpbnRlcnJ1cHQgbW9kZSBhbmQgYnkKPiA+IHB1cnBvc2UgaSBhbSBs ZXR0aW5nIHdhdGNoZG9nX2lzciB0byBleGVjdXRlLiBBbmQKPiA+IGFmdGVyIHRoYXQgaSBh bSBjb25maWd1cmluZyB3YXRjaGRvZyBpbnRvIFJlc2V0IG1vZGUKPiA+IGFuZCBvbmNlIGFn YWluIGxldHRpbmcgd2F0Y2hkb2cgdGltZSBvdXQuIEZyb20gdGhpcwo+ID4gZXhwZXJpbWVu dCB3aGF0IGkgb2JzZXJ2ZSBpcyBzeXN0ZW0gaXMgcmUtZXhlY3V0aW5nCj4gPiBhIGNvZGUg YnV0IFdERkxBRyBiaXQgaXMgbm90IGdldHRpbmcgc2V0IHRvIGluZGljYXRlCj4gPiBhIHdh dGNoZG9nIHJlc2V0LiBBbnkgZGlyZWN0aW9uIHdpbGwgYmUgYXBwcmVjaWF0ZWQuCj4gPiBU aGFua3MgaW4gYWR2YW5jZS4KPiA+Cj4gPiBzYW5qYXkKPiA+Cj4gPiBJbiBDQ1MyLjIsIEkg Y2FuJ3QgY2hhbmdlIFdEQ1IgbWFudWFsbHkuIEl0IGFsd2F5cwo+ID4gPnJlYWQgMHgwMDAw IHdoaWxlIFNDU1IgaXMgMHgwMDA1LCB3aGljaCBtZWFucwo+ID4gPldET1ZFUlJJREUgYml0 IGlzIDEgYW5kIFdESVMgY2FuIGJlIGNoYW5nZWQuCj4gPiA+SSBqdXN0IGRvbid0IHdhbnQg dG8gdXNlIHdhdGNoZG9nIGR1cmluZyBkZWJ1Zy4KPiA+ID5Ib3cgdG8gdHVybiBvZmYgaXQg bWFudWFsbHk/Cj4gPiA+dGh4IGZvciBhbnkgc3VnZ2VzdGlvbi4KPiA+ID4KPiA+ID5DaGFv Cj4gPiA+Cj4gPgo+Cj4KLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tCgpD aGVjayBPdXQgSW5kdXN0cnkncyBGaXJzdCBTaW5nbGUtQ2hpcCwgTXVsdGktRm9ybWF0LCBS ZWFsLVRpbWUgSEQgVmlkZW8gVHJhbnNjb2RpbmcgU29sdXRpb24gZm9yIENvbW1lcmNpYWwg JiBDb25zdW1lciBFbmQgRXF1aXBtZW50OiB3d3cudGkuY29tL2RtNjQ2NwoKWW91IGNhbiBw b3N0IGEgbWVzc2FnZSBvciBhY2Nlc3MgYW5kIHNlYXJjaCB0aGUgYXJjaGl2ZXMgb2YgdGhp cyBncm91cCBvbiBEU1BSZWxhdGVkLmNvbToKaHR0cDovL3d3dy5kc3ByZWxhdGVkLmNvbS9n cm91cHMvYzI4eC8xLnBocAoKX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19f XwpOb3RlOiBJZiB5b3UgZG8gYSBzaW1wbGUgInJlcGx5IiB3aXRoIHlvdXIgZW1haWwgY2xp ZW50LCBvbmx5IHRoZSBhdXRob3Igb2YgdGhpcyBtZXNzYWdlIHdpbGwgcmVjZWl2ZSB5b3Vy IGFuc3dlci4gIFlvdSBuZWVkIHRvIGRvIGEgInJlcGx5IGFsbCIgaWYgeW91IHdhbnQgeW91 ciBhbnN3ZXIgdG8gYmUgZGlzdHJpYnV0ZWQgdG8gdGhlIGVudGlyZSBncm91cC4KCl9fX19f X19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX18KQWJvdXQgdGhpcyBkaXNjdXNzaW9u IGdyb3VwOgoKQXJjaGl2ZXM6ICBodHRwOi8vd3d3LmRzcHJlbGF0ZWQuY29tL2dyb3Vwcy9j Mjh4LzEucGhwCgpUbyBQb3N0OiAgU2VuZCBhbiBlbWFpbCB0byBjMjh4QHlhaG9vZ3JvdXBz LmNvbQoKT3RoZXIgRFNQIFJlbGF0ZWQgR3JvdXBzOiBodHRwOi8vd3d3LmRzcHJlbGF0ZWQu Y29tL2dyb3Vwcy5waHAKWWFob28hIEdyb3VwcyBMaW5rcwoKPCo+IFRvIHZpc2l0IHlvdXIg Z3JvdXAgb24gdGhlIHdlYiwgZ28gdG86CiAgICBodHRwOi8vZ3JvdXBzLnlhaG9vLmNvbS9n cm91cC9jMjh4LwoKPCo+IFlvdXIgZW1haWwgc2V0dGluZ3M6CiAgICBJbmRpdmlkdWFsIEVt YWlsIHwgVHJhZGl0aW9uYWwKCjwqPiBUbyBjaGFuZ2Ugc2V0dGluZ3Mgb25saW5lIGdvIHRv OgogICAgaHR0cDovL2dyb3Vwcy55YWhvby5jb20vZ3JvdXAvYzI4eC9qb2luCiAgICAoWWFo b28hIElEIHJlcXVpcmVkKQoKPCo+IFRvIGNoYW5nZSBzZXR0aW5ncyB2aWEgZW1haWw6CiAg ICBtYWlsdG86YzI4eC1kaWdlc3RAeWFob29ncm91cHMuY29tIAogICAgbWFpbHRvOmMyOHgt ZnVsbGZlYXR1cmVkQHlhaG9vZ3JvdXBzLmNvbQoKPCo+IFRvIHVuc3Vic2NyaWJlIGZyb20g dGhpcyBncm91cCwgc2VuZCBhbiBlbWFpbCB0bzoKICAgIGMyOHgtdW5zdWJzY3JpYmVAeWFo b29ncm91cHMuY29tCgo8Kj4gWW91ciB1c2Ugb2YgWWFob28hIEdyb3VwcyBpcyBzdWJqZWN0 IHRvOgogICAgaHR0cDovL2RvY3MueWFob28uY29tL2luZm8vdGVybXMvCgo=