Sign in

username:

password:



Not a member?

Search c28x



Search tips

Subscribe to c28x



Discussion Groups

Discussion Groups | TMS320C28x | SCI as UART and FIFO on TMS320F2812

Technical discussions about the TI C28x DSPs (including the C2810, C2811, C2812, F2801, F2806, F2808, F2810,, F2811, F2812, R2811 and R2812).

  

Post a new Thread

SCI as UART and FIFO on TMS320F2812 - Bhaskar Reddy N - May 27 6:33:52 2008



I'm trying to use SCI port on TMS320F2812 as UART with FIFO enabled.
The idea of having FIFO is to reduce the interrupt burden for every 
character. 
If received characters are less than FIFO size and receive line is idle 
for a long time then those characters are stuck in FIFO. Processor 
won't get interrupt for those characters until FIFO gets full.
>From my experience with different UART chips, receive interrupt comes 
either when FIFO is full or there is 3-4 character length timeout(idle) 
on RX line. 
I'll give you a simple example, if i'm using the UART for connecting to 
hyperterminal assume user hit the 'Enter' key, so i'll not get the 
enter key until user hits FIFO size of keys. 
In other example, if processor sends out a packet and waiting for ACK 
packet which is of size less than FIFO, then communication is stuck 
there. 
To avoid these, UARTs provide a time-out on receive FIFO. 

So I'm not sure whether I'm doing something wrong in the configuration 
or that feature is not there at all in TMS320F2812 DSP. 
Appricaite any repplies. 
------------------------------------

OMAP35x EVM jump-starts low-power apps
------------------------------------
The modular and extensible OMAP35x Evaluation Module (EVM) enables developers to start building
applications based on the OMAP35x architecture:http://www.DSPRelated.com/omap35x
You can post a message or access and search the archives of this group on DSPRelated.com:
http://www.dsprelated.com/groups/c28x/1.php

_____________________________________




(You need to be a member of c28x -- send a blank email to c28x-subscribe@yahoogroups.com )

Re: SCI as UART and FIFO on TMS320F2812 - Alain SALMETOZ - May 27 7:54:55 2008

just for your information, as it will not directly reply to your question.

In my project, i'm using serial port with FIFO enabled and no interrupts.

So, in my operating system, the serial communication is a background task,=
=20
sending and receiving chars at no cost.
Chars lost are at this time avoided due to the verification of the FIFO=20
status before sending a new one.

Envoy=E9 par :    c...@yahoogroups.com
Pour :  c...@yahoogroups.com
cc :=20=20=20=20=20

Objet : [c28x] SCI as UART and FIFO on TMS320F2812

I'm trying to use SCI port on TMS320F2812 as UART with FIFO enabled.
The idea of having FIFO is to reduce the interrupt burden for every=20
character.=20
If received characters are less than FIFO size and receive line is idle=20
for a long time then those characters are stuck in FIFO. Processor=20
won't get interrupt for those characters until FIFO gets full.
>From my experience with different UART chips, receive interrupt comes=20
either when FIFO is full or there is 3-4 character length timeout(idle)=20
on RX line.=20
I'll give you a simple example, if i'm using the UART for connecting to=20
hyperterminal assume user hit the 'Enter' key, so i'll not get the=20
enter key until user hits FIFO size of keys.=20
In other example, if processor sends out a packet and waiting for ACK=20
packet which is of size less than FIFO, then communication is stuck=20
there.=20
To avoid these, UARTs provide a time-out on receive FIFO.=20

So I'm not sure whether I'm doing something wrong in the configuration=20
or that feature is not there at all in TMS320F2812 DSP.=20
Appricaite any repplies.=20
------------------------------------

OMAP35x EVM jump-starts low-power apps
------------------------------------
The modular and extensible OMAP35x Evaluation Module (EVM) enables develope=
rs to start building applications based on the OMAP35x architecture: http:/=
/www.DSPRelated.com/omap35x
You can post a message or access and search the archives of this group on D=
SPRelated.com:
http://www.dsprelated.com/groups/c28x/1.php

_____________________________________




(You need to be a member of c28x -- send a blank email to c28x-subscribe@yahoogroups.com )

Re: SCI as UART and FIFO on TMS320F2812 - Bhaskar Reddy N - May 29 8:13:02 2008

Thank you Alain,
Most of the UARTs with FIFO have the feature to generate interrupt on=20
timeout on recieve line with few chars stuck in FIFO. This would ease=20
the interrupt based operation.=20
To use with BIOS, i have no option but set FIFO size as 1 or creat=20
periodic task to check the FIFO.
--- In c...@yahoogroups.com, Alain SALMETOZ <alain.salmetoz@...>=20
wrote:
>
> just for your information, as it will not directly reply to your=20
question.
>=20
> In my project, i'm using serial port with FIFO enabled and no=20
interrupts.
>=20
> So, in my operating system, the serial communication is a=20
background task,
> sending and receiving chars at no cost.
> Chars lost are at this time avoided due to the verification of the=20
FIFO
> status before sending a new one.
>=20
>=20
>=20
>=20
>=20
>=20
>=20
> Envoy=E9 par :    c...@yahoogroups.com
> Pour :  c...@yahoogroups.com
> cc :
>=20
> Objet : [c28x] SCI as UART and FIFO on TMS320F2812
>=20
> I'm trying to use SCI port on TMS320F2812 as UART with FIFO enabled.
> The idea of having FIFO is to reduce the interrupt burden for every
> character.
> If received characters are less than FIFO size and receive line is=20
idle
> for a long time then those characters are stuck in FIFO. Processor
> won't get interrupt for those characters until FIFO gets full.
> From my experience with different UART chips, receive interrupt=20
comes
> either when FIFO is full or there is 3-4 character length timeout
(idle)
> on RX line.
> I'll give you a simple example, if i'm using the UART for=20
connecting to
> hyperterminal assume user hit the 'Enter' key, so i'll not get the
> enter key until user hits FIFO size of keys.
> In other example, if processor sends out a packet and waiting for=20
ACK
> packet which is of size less than FIFO, then communication is stuck
> there.
> To avoid these, UARTs provide a time-out on receive FIFO.
>=20
> So I'm not sure whether I'm doing something wrong in the=20
configuration
> or that feature is not there at all in TMS320F2812 DSP.
> Appricaite any repplies.
>

------------------------------------

OMAP35x EVM jump-starts low-power apps
------------------------------------
The modular and extensible OMAP35x Evaluation Module (EVM) enables develope=
rs to start building applications based on the OMAP35x architecture: http:/=
/www.DSPRelated.com/omap35x
You can post a message or access and search the archives of this group on D=
SPRelated.com:
http://www.dsprelated.com/groups/c28x/1.php

_____________________________________




(You need to be a member of c28x -- send a blank email to c28x-subscribe@yahoogroups.com )