Sign in

username:

password:



Not a member?

Search c54x



Search tips

Subscribe to c54x



c54x by Keywords

5409 | 5416 | AD5 | ADC | BIOS | Boot | Booting | Bootloader | C540 | C5402 | C5409 | C5416 | CCS | Codec | DMA | Dmad | DSK | DSKPlus | Dsplib | EVM | FFT | FIR | Flash | GPIO | HPI | Initialization | Interrupt | JTAG | LOG_printf | MCBSP | RFFT | RTDX | Sampling | STLM | UART | VC540


Discussion Groups

See Also

Embedded SystemsFPGAElectronics

Discussion Groups | TMS320C54x | C5402 DSK external memory

Technical discussions about the TI C54x DSPs (including the c5401, c5402, c5402a, c5404, c5407, c5409, c5409a, c5410, c5410a, c5416, c5420, c5421, c5441, c549, c5470 and c5471).

  

Post a new Thread

C5402 DSK external memory - Doreen Yeo Lee Guek - Nov 24 7:34:00 2000

Good day. Happy Thanksgiving to those cebrating this occassion!

From the CPLD control register 2, the FLASHENB bit will determine whether
the external memory is FLASH or SRAM. Does that mean that FLASH & SRAM
cannot be enable at the same time? FLASH has a 7 wait-state latency & SRAM
has a 1 wait-state latency. Upon power up, i like to copy the program from
FLASH to SRAM so that the on-chip DARAM can be utilise. Any suggestion?

Thanks & regards,
Doreen



______________________________
New Code Sharing Section now Live on DSPRelated.com. Learn about the Reward Program for Contributors here.



(You need to be a member of c54x -- send a blank email to c54x-subscribe@yahoogroups.com )

Re: C5402 DSK external memory - Tony Zampini - Nov 27 20:18:00 2000

You could copy a block at a time from Flash to internal
DARAM, flip the FLASHENB bit, and copy the block from
DARAM to SRAM. This is the only way I can think of doing it.

Tony

----- Original Message -----
From: Doreen Yeo Lee Guek <>
To: <>
Sent: Friday, November 24, 2000 2:34 AM
Subject: [c54x] C5402 DSK external memory > Good day. Happy Thanksgiving to those cebrating this occassion!
>
> >From the CPLD control register 2, the FLASHENB bit will determine whether
> the external memory is FLASH or SRAM. Does that mean that FLASH & SRAM
> cannot be enable at the same time? FLASH has a 7 wait-state latency & SRAM
> has a 1 wait-state latency. Upon power up, i like to copy the program from
> FLASH to SRAM so that the on-chip DARAM can be utilise. Any suggestion?
>
> Thanks & regards,
> Doreen >
> To Join: Send an email to
>
> To Post: Send an email to
>
> To Leave: Send an email to
>
> Archives: http://www.egroups.com/group/c54x
>
> Other Groups: http://www.dsprelated.com


______________________________
New Code Sharing Section now Live on DSPRelated.com. Learn about the Reward Program for Contributors here.



(You need to be a member of c54x -- send a blank email to c54x-subscribe@yahoogroups.com )