Sign in

username:

password:



Not a member?

Search c55x



Search tips

Subscribe to c55x



c55x by Keywords

AIC23 | C5509 | CCS | CSL | EMIF | EVM | GEL | GPIO | HPI | Interfacing | JTAG | McBSP | OMAP | Omap15 | OMAP59 | RTDX | SDRAM | TMS320VC5509 | USB | XDS5


Discussion Groups

Discussion Groups | TMS320C55x | Frame Sync Pulse Width on DSK5510

Technical discussions about the TI C55x DSPs (including the c5501, c5502, c5503, c5507, c5509, c5510 and OMAP5910).

  

Post a new Thread

Frame Sync Pulse Width on DSK5510 - akin...@gmail.com - Aug 10 8:57:12 2006



Hey all, I'm entirely new to the 5510 and DSP's in general, so excuse what is undoubtedly
going to be a pretty basic question. Anyways, here goes:

I just got a DSK5510 starters kit, and after spending a couple days messing around with the
example code (most of which has to do with the analog inputs), I'd like to start into some
digital I/O. After reading and re-reading the peripherals guide, I'm trying to set up a little
hardware loopback program, in which MCBSP1 sends an array of Int16's to MCBSP2 through their
peripheral ports.

I've got MCBSP working (nearly) as it should, but the first obstacle I've run into is dealing
with the frame sync pulse. The documentation always shows the FS(R/X) signal as going high,
then low, after which the data transmission starts (for a data bit delay of 1).

Putting a probe on the FSX pin of MCBSP1, however, shows the FSX pulse is going high at the
beginning of the data transmission and staying high the whole time, until all the bits have
been shifted out. This is happening whether FWID is 0x00 or 0xFF.

Does anyone have any ideas as to why I can't get the single-clock width frame sync pulse like
the documentation shows?

Again, my experience in this is pretty much zilch. Any pointers are much appreciated.

Thanks,
Alex



(You need to be a member of c55x -- send a blank email to c55x-subscribe@yahoogroups.com )