Sign in

username:

password:



Not a member?

Search c55x



Search tips

Subscribe to c55x



c55x by Keywords

AIC23 | C5509 | CCS | CSL | EMIF | EVM | GEL | GPIO | HPI | Interfacing | JTAG | McBSP | OMAP | Omap15 | OMAP59 | RTDX | SDRAM | TMS320VC5509 | USB | XDS5

Sponsor

Industry's highest performing at the lowest power DSPs now as low as $5.00*
Start development today!
*volume pricing for 10ku

Discussion Groups

See Also

Embedded SystemsFPGAElectronics

Discussion Groups | TMS320C55x | Idle domains on 5510

Technical discussions about the TI C55x DSPs (including the c5501, c5502, c5503, c5507, c5509, c5510 and OMAP5910).

  

Post a new Thread

Idle domains on 5510 - torgeirjakobsen - Feb 18 19:34:00 2002

Hi

I had problems with the idle domain a while ago, and I did not find
out why they did not work. I am trying again now, and it works better
than the first time I tried. The problem I have now is the DMA domain.
I want to set all domains idle to reduce the power consumption to a
minimum, but I have to set the DMA domain idle to be able to also set
the CLKGEN domain idle.

I do as follows:
- Clear all interrupt flags (IFR0 and IFR1).
- Enable external interrupt 0. This interrupt gives the wakeup from
idle.
- Enable maskable interrupts.
- Set the ICR register ( to 0x003F to enable all idle domains).
- Execute the IDLE instruction.
- After wakeup by external int 0 the ICR is set to 0x0000.
- Execute IDLE instruction again (to set everything active and not
idle).

Setting the ICR to 0x003F does not work. I have tried the following
ICR settings to try to find the problem:
- 0x0001 - Only CPU idle, works fine.
- 0x0003 - CPU and DMA idle, does not work.
- 0x0005 - CPU and CACHE idle, works fine.
- 0x0009 - CPU and PERI idle, works fine.
- 0x0021 - CPU and EMIF idle, works fine.
- 0x002D - CPU,CACHE,PERI,EMIF idle, works fine.
- 0x002F - CPU,DMA,CACHE,PERI,EMIF idle, does not work.
- 0x003F - Everything idle, does not work.

Any suggestions ?

Best regards
Torgeir Jakobsen



______________________________
New Code Sharing Section now Live on DSPRelated.com. Learn about the Reward Program for Contributors here.



(You need to be a member of c55x -- send a blank email to c55x-subscribe@yahoogroups.com )

Re: Idle domains on 5510 - Torgeir Jakobsen - May 13 14:50:00 2002

Hi

I have still problems with the idle domains, as I described in my
previous posting to this group. I have come a little bit further. The
only idle domain which is not working now is the Clock generator
idle. The DMA idle is working now. The problem was that the DSP is
communicating with a host processor via the EHPI bus, and the host
processor is not able to read the internal RAM if the DMA idle domain
is active.
Has anyone used the CLKGEN idle domain ? I have tried to set the ICR
register to 0x003F (as described in my previous posting), but the DSP
does not stop running the program. I have checked the BUS ERROR
interrupt, but it looks like it is not waken up by this interrupt. It
should not be waken up by this interrupt either since everything is
set to idle at the same time.

Best regards
Torgeir Jakobsen

Best regards
Torgeir Jakobsen
Senior Engineer, Technology Department
Aanderaa Instruments AS
e-mail:
web: www.aanderaa.com
phone; +47 55 10 99 00
direct: +47 55 10 99 77
fax: +47 55 10 99 10
----- Original Message -----
From: "torgeirjakobsen" <>
To: <>
Sent: Monday, February 18, 2002 9:34 PM
Subject: [c55x] Idle domains on 5510 > Hi
>
> I had problems with the idle domain a while ago, and I did not find
> out why they did not work. I am trying again now, and it works better
> than the first time I tried. The problem I have now is the DMA domain.
> I want to set all domains idle to reduce the power consumption to a
> minimum, but I have to set the DMA domain idle to be able to also set
> the CLKGEN domain idle.
>
> I do as follows:
> - Clear all interrupt flags (IFR0 and IFR1).
> - Enable external interrupt 0. This interrupt gives the wakeup from
> idle.
> - Enable maskable interrupts.
> - Set the ICR register ( to 0x003F to enable all idle domains).
> - Execute the IDLE instruction.
> - After wakeup by external int 0 the ICR is set to 0x0000.
> - Execute IDLE instruction again (to set everything active and not
> idle).
>
> Setting the ICR to 0x003F does not work. I have tried the following
> ICR settings to try to find the problem:
> - 0x0001 - Only CPU idle, works fine.
> - 0x0003 - CPU and DMA idle, does not work.
> - 0x0005 - CPU and CACHE idle, works fine.
> - 0x0009 - CPU and PERI idle, works fine.
> - 0x0021 - CPU and EMIF idle, works fine.
> - 0x002D - CPU,CACHE,PERI,EMIF idle, works fine.
> - 0x002F - CPU,DMA,CACHE,PERI,EMIF idle, does not work.
> - 0x003F - Everything idle, does not work.
>
> Any suggestions ?
>
> Best regards
> Torgeir Jakobsen >
>
> _____________________________________ > --
> This e-mail has been protected by Song Networks' virus-scan service:
> http://www.securemail.no --
This e-mail has been protected by Song Networks' virus-scan service:
http://www.securemail.no


______________________________
New Code Sharing Section now Live on DSPRelated.com. Learn about the Reward Program for Contributors here.



(You need to be a member of c55x -- send a blank email to c55x-subscribe@yahoogroups.com )