Sign in

Search c55x

Subscribe to c55x

c55x by Keywords

AIC23 | C5509 | CCS | CSL | EMIF | EVM | GEL | GPIO | HPI | Interfacing | JTAG | McBSP | OMAP | Omap15 | OMAP59 | RTDX | SDRAM | TMS320VC5509 | USB | XDS5

Discussion Groups

Discussion Groups | TMS320C55x | GPIO on 5509a timing

Technical discussions about the TI C55x DSPs (including the c5501, c5502, c5503, c5507, c5509, c5510 and OMAP5910).

Post a new Thread

GPIO on 5509a timing - beTEK - May 8 8:04:41 2007

Hi,

I have a questions about GPIO timing when I toggle them. It takes one
cycle to change the pin high and one cycle to set it back to low. So
when the DSP is clocked with 48 Mhz and I measure the pin with a logic
analyzer I would expect to see a delta of about < 50ns. But what I 
measure is something > 200ns. Are there any explanations for this? Is
the peripheral bus the reason?

(You need to be a member of c55x -- send a blank email to c55x-subscribe@yahoogroups.com )

Re: GPIO on 5509a timing - Jeff Brower - May 8 10:08:10 2007

Be. TEK-

> I have a questions about GPIO timing when I toggle them. It takes one
> cycle to change the pin high and one cycle to set it back to low. So
> when the DSP is clocked with 48 Mhz and I measure the pin with a logic
> analyzer I would expect to see a delta of about < 50ns. But what I
> measure is something > 200ns. Are there any explanations for this? Is
> the peripheral bus the reason?

Enter into Google:

  bus stall site:dsprelated.com

and read the first thread.

-Jeff

(You need to be a member of c55x -- send a blank email to c55x-subscribe@yahoogroups.com )