Sign in
Search c55x
Subscribe to c55x
c55x by Keywords
AIC23 | C5509 | CCS | CSL | EMIF | EVM | GEL | GPIO | HPI | Interfacing | JTAG | McBSP | OMAP | Omap15 | OMAP59 | RTDX | SDRAM | TMS320VC5509 | USB | XDS5
Ads
Discussion Groups
Discussion Groups | TMS320C55x | [Fwd: 5502 EMIF / SDRAM Interface]
Technical discussions about the TI C55x DSPs (including the c5501, c5502, c5503, c5507, c5509, c5510 and OMAP5910).
[Fwd: 5502 EMIF / SDRAM Interface] - Jeff Brower - Jan 25 13:36:00 2005
|
Or a larger SDRAM? The largest one readily available that fits standard JEDEC site is 8M x 32, or 256 Mbit. -Jeff -------- Original Message -------- Subject: [c55x] 5502 EMIF / SDRAM Interface Date: Tue, 25 Jan 2005 10:29:19 -0600 From: Ryan Piwowarski <> To: TI documentation for the 5501/5502 EMIF (SPRU621D) suggests that it is compatable with 64Mbit SDRAM. That would be 2Mx32-bit or 8MB of data. The maximum CE space is only 4MB. So, is it actually possible to interface a 64Mbit SDRAM to a single CE and yet still address all of it? Can a single SDRAM chips span multiple CE's? |
(You need to be a member of c55x -- send a blank email to c55x-subscribe@yahoogroups.com )