AD535 | BIOS | Booting | Bootloader | C621 | C6211 | C6415 | C671 | C6711 | C6711DSK | C6713 | CCS | Chassaing | COFF | DAT | DM64 | DM642 | DMA | DSK671 | DSK6711 | EDM | EDMA | EMIF | Emulator | EVM | EVM620 | FFT | FIR | GPIO | Halting | HPI | HWI | IDK | JTAG | LDB | LDH | LDW | Linker | LMS | LOG_printf | Matlab | McBSP | MEM_alloc | MIPS | PCI | PCM3003 | Pipeline | Profiling | QDM | Reset | ROM | RTDX | Sampling | SDRAM | Stack | TEB | THS1206 | TMS320C621 | TMS320C6416 | TMS320C6711 | TMS320C6713 | UART | Vector Table | XBUS | XDS560

Dear All,
         I want to design hardware based on DSP processors 
TMS320C6713/TMS320C6701. On DSK6713 they have used AM29LV400B flash as boot
memory. I have question that can i use any PROM or flash as boot memory for the
processors TMS320C6713/TMS320C6701 or there is specific list of memories that
can be used as boot memory.
         I want to use this PROM 'HS-6664RH'as boot memory but i think that
control signal timing for this PROM does not match the EMIF timing. Can i use
this PROM as booting device. 

             Please guide me in this regard

Many thanks,
Kind Regards,
Avais 

_____________________________________

______________________________
New Code Sharing Section now Live on DSPRelated.com. Learn about the Reward Program for Contributors here.



(You need to be a member of c6x -- send a blank email to c6x-subscribe@yahoogroups.com )

Avais,

On Wed, Apr 21, 2010 at 11:36 PM, <a...@gmail.com> wrote:

> Dear All,
> I want to design hardware based on DSP processors TMS320C6713/TMS320C6701.
> On DSK6713 they have used AM29LV400B flash as boot memory. I have question
> that can i use any PROM or flash as boot memory for the processors
> TMS320C6713/TMS320C6701 or there is specific list of memories that can be
> used as boot memory.
> I want to use this PROM 'HS-6664RH'as boot memory but i think that control
> signal timing for this PROM does not match the EMIF timing. Can i use this
> PROM as booting device.
>
<mld>
You can use almost any parallel rom device - there should not be an issue
with the HS-6664RH device. [it is the synchronous memory devices where
'things can get tricky']

You will need to be aware that the boot code [application code] will be very
different for the 6713 and the 6701 due to very different architectures.
The 6713 has a unified internal memory architecture - the 6701 has separate
data and program memory.
The 6713 boots 1k of rom into internal memory and executes - the 6701 boots
64k and executes [if your rom is smaller, it will be mirrored in upper
memory].
The 6713 uses bus pins to decode boot and configuration information - the
6701 has dedicated pins.
FYI- the EMIFs and DMA channels are different also.
TI released an app note about 10 years ago on the differences - I am not
sure if they still have it on their web site [note: for everything but the
execution of floating point instructions, you can use 6201 or 6701 as a
reference. Also, the 6211 is 'functionally highly similar' to the 6713 -
they are pretty much the same except for the PLL, internal mem size, and the
McASP peripheral. The reason for this long-winded explanation is that you
might locate a document that compares the 6201 to the 6211 and almost all of
the differences will translate to the 6701 and 6713.

mikedunn

> Please guide me in this regard
>
> Many thanks,
> Kind Regards,
> Avais
>  
>

-- 
www.dsprelated.com/blogs-1/nf/Mike_Dunn.php

______________________________
New Code Sharing Section now Live on DSPRelated.com. Learn about the Reward Program for Contributors here.



(You need to be a member of c6x -- send a blank email to c6x-subscribe@yahoogroups.com )

Avais,

Please post messages to the group - not to me directly.

See comments below.

On Thu, Apr 22, 2010 at 2:16 AM, muhammad avais <a...@gmail.com>wrote:

> Dear mikedunn,
>                       I am very thankful to you for providing help me on
> this topic. I shall be very thankful to you if you can solve some more
> issues.
> I am confused because of timing signal required for this PROM 'HS-6664RH'.
> I have attached a document in which timing signal for TMS320C67x are
> compared with HS-6664RH timing signals. I shall connect EMIF's CE signal
to
> PROM's E pin and EMIF's AOE or ARE signal to PROM G pin.
>                     As you can see that PROM requires that address should
> be available (TAVEL) time before the CE and OE signal but on TMS320C6713
CE,
> address are activated at same time. Because of these issues, i am facing
> problem difficult to interface TMS320C6713 with the PROM
>
<mld>
Since you are using a synchronous ROM with an asynchronous EMIF, you cannot
do it 'gluelessly'.
1. I would use ARE on the G pin.
2. I would use CE -- delayed by 1 ECLKOUT -- on the E pin. This will give
you the address hold time that you need.

mikedunn

>
> Kind Regards,
> Avais
> On Thu, Apr 22, 2010 at 10:35 AM, Michael Dunn
<m...@gmail.com>wrote:
>
>> Avais,
>>
>> On Wed, Apr 21, 2010 at 11:36 PM, <a...@gmail.com> wrote:
>>
>>>
>>>
>>> Dear All,
>>> I want to design hardware based on DSP processors
>>> TMS320C6713/TMS320C6701. On DSK6713 they have used AM29LV400B flash
as boot
>>> memory. I have question that can i use any PROM or flash as boot
memory for
>>> the processors TMS320C6713/TMS320C6701 or there is specific list of
memories
>>> that can be used as boot memory.
>>> I want to use this PROM 'HS-6664RH'as boot memory but i think that
>>> control signal timing for this PROM does not match the EMIF timing.
Can i
>>> use this PROM as booting device.
>>>
>> <mld>
>> You can use almost any parallel rom device - there should not be an
issue
>> with the HS-6664RH device. [it is the synchronous memory devices where
>> 'things can get tricky']
>>
>> You will need to be aware that the boot code [application code] will
be
>> very different for the 6713 and the 6701 due to very different
>> architectures.
>> The 6713 has a unified internal memory architecture - the 6701 has
>> separate data and program memory.
>> The 6713 boots 1k of rom into internal memory and executes - the 6701
>> boots 64k and executes [if your rom is smaller, it will be mirrored in
upper
>> memory].
>> The 6713 uses bus pins to decode boot and configuration information -
the
>> 6701 has dedicated pins.
>> FYI- the EMIFs and DMA channels are different also.
>> TI released an app note about 10 years ago on the differences - I am
not
>> sure if they still have it on their web site [note: for everything but
the
>> execution of floating point instructions, you can use 6201 or 6701 as
a
>> reference. Also, the 6211 is 'functionally highly similar' to the 6713
-
>> they are pretty much the same except for the PLL, internal mem size,
and the
>> McASP peripheral. The reason for this long-winded explanation is that
you
>> might locate a document that compares the 6201 to the 6211 and almost
all of
>> the differences will translate to the 6701 and 6713.
>>
>> mikedunn
>>
>>>
>>>
>>> Please guide me in this regard
>>>
>>> Many thanks,
>>> Kind Regards,
>>> Avais
>>>  
>>> --
>> www.dsprelated.com/blogs-1/nf/Mike_Dunn.php
>>
-- 
www.dsprelated.com/blogs-1/nf/Mike_Dunn.php

______________________________
Start your Android Ice Cream Sandwich development on TI's AM35x Sitara ARM Cortex-A8 processor today.



(You need to be a member of c6x -- send a blank email to c6x-subscribe@yahoogroups.com )