Sign in

username:

password:



Not a member?

Search c6x



Search tips

Subscribe to c6x



c6x by Keywords

AD535 | BIOS | Booting | Bootloader | C621 | C6211 | C6415 | C671 | C6711 | C6711DSK | C6713 | CCS | Chassaing | COFF | DAT | DM64 | DM642 | DMA | DSK671 | DSK6711 | EDM | EDMA | EMIF | Emulator | EVM | EVM620 | FFT | FIR | GPIO | Halting | HPI | HWI | IDK | JTAG | LDB | LDH | LDW | Linker | LMS | LOG_printf | Matlab | McBSP | MEM_alloc | MIPS | PCI | PCM3003 | Pipeline | Profiling | QDM | Reset | ROM | RTDX | Sampling | SDRAM | Stack | TEB | THS1206 | TMS320C621 | TMS320C6416 | TMS320C6711 | TMS320C6713 | UART | Vector Table | XBUS | XDS560


Discussion Groups

Discussion Groups | TMS320C6x | EDMA interrupt problem : URGENT

Technical discussions about the TI C6000 DSPs (including the c62x, c64x and c67x DSPs).

  

Post a new Thread

EDMA interrupt problem : URGENT - kismat singh - Jul 4 13:56:00 2003



Hi All,
I am working on TEB6416. I am facing a very wierd problem in the EDMA
interrupt. After completion of very first DMA the CPU services the EDMA ISR. In
the ISR, I make the corresponding bit in CIPR register as 0. For all subsequent
EDMA transfer completes, CPU doesn't goes to the ISR. I have enabled interuppt
for other EDMA transfers also and I have given Interuppt threshold as 6. The
subsequent EDMA transfers are proper though.

Thanks in advance for any help.

Regards
Kismat





(You need to be a member of c6x -- send a blank email to c6x-subscribe@yahoogroups.com )

Re: EDMA interrupt problem : URGENT - Tao Wang - Jul 7 2:21:00 2003

Hi, Kismat Singh,

To configure the EDMA for any channel (or QDMA request) to interrupt the CPU:
1. Set CIEn to '1' in the CIER
2. Set TCINT to '1' in channel options
3. Set Transfer Complete Code to n in channel options

And when you want to clear CIPR bits you should writing a '1' to the relevant
bits, writing a ‘0’ has no effect.

Tao Wang
ShangHai, China ----- Original Message -----
From: "kismat singh" <>
Date: Fri, 04 Jul 2003 19:26:58 +0530
To:
Subject: [c6x] EDMA interrupt problem : URGENT

Re: Hi All,
Re: I am working on TEB6416. I am facing a very wierd problem in the
EDMA interrupt. After completion of very first DMA the CPU services the EDMA
ISR. In the ISR, I make the corresponding bit in CIPR register as 0. For all
subsequent EDMA transfer completes, CPU doesn't goes to the ISR. I have enabled
interuppt for other EDMA transfers also and I have given Interuppt threshold as
6. The subsequent EDMA transfers are proper though.
Re:
Re: Thanks in advance for any help.
Re:
Re: Regards
Re: Kismat
Re:
Re:
Re:
Re: _____________________________________
Re:
Re:
Re:
Re:
Re:
Re:

--
__________________________________________________________
Sign-up for your own FREE Personalized E-mail at Mail.com
http://www.mail.com/?sr=signup

CareerBuilder.com has over 400,000 jobs. Be smarter about your job search
http://corp.mail.com/careers




(You need to be a member of c6x -- send a blank email to c6x-subscribe@yahoogroups.com )