Sign in
Search c6x
Subscribe to c6x
c6x by Keywords
AD535 | BIOS | Booting | Bootloader | C621 | C6211 | C6415 | C671 | C6711 | C6711DSK | C6713 | CCS | Chassaing | COFF | DAT | DM64 | DM642 | DMA | DSK671 | DSK6711 | EDM | EDMA | EMIF | Emulator | EVM | EVM620 | FFT | FIR | GPIO | Halting | HPI | HWI | IDK | JTAG | LDB | LDH | LDW | Linker | LMS | LOG_printf | Matlab | McBSP | MEM_alloc | MIPS | PCI | PCM3003 | Pipeline | Profiling | QDM | Reset | ROM | RTDX | Sampling | SDRAM | Stack | TEB | THS1206 | TMS320C621 | TMS320C6416 | TMS320C6711 | TMS320C6713 | UART | Vector Table | XBUS | XDS560
Discussion Groups
See Also
Discussion Groups | TMS320C6x | Use of IRAM and SDRAM in DSK6711
Technical discussions about the TI C6000 DSPs (including the c62x, c64x and c67x DSPs).
Use of IRAM and SDRAM in DSK6711 - José Miguel Sebastián Hernando - Sep 17 10:22:00 2003
|
Hi everyone, I am developing a real time program with my DSK6711. IRAM is not large enough to locate all my code and data. Therefore I have to make use of SDRAM, which is much slower than IRAM. Can anyone give me some advice about improving performance using SDRAM? Should I configure my IRAM as 4-way cache and store all my data and code in SDRAM? Thank you, Miguel |
|
|
Start your Android Ice Cream Sandwich development on TI's AM35x Sitara ARM Cortex-A8 processor today.
(You need to be a member of c6x -- send a blank email to c6x-subscribe@yahoogroups.com )
Re: Use of IRAM and SDRAM in DSK6711 - Author Unknown - Sep 18 16:01:00 2003
|
In a message dated 9/17/2003 6:22:22 AM Eastern Daylight Time, writes: > Hi everyone, > > I am developing a real time program with my DSK6711. IRAM is not large enough to locate all my code and data. Therefore I have to make use of SDRAM, which is much slower than IRAM. Can anyone give me some advice about improving performance using SDRAM? Should I configure my IRAM as 4-way cache and > store all my data and code in SDRAM? > > Thank you, > > Miguel My preference is to use the IRAM as 3-way L2 cache and leave the rest as SRAM space. Place all code & large data buffers in SDRAM. Make sure: 1- you activate caching 2- Turn on the MAR bits corresponding to your memory configuration. 3- make sure the EMF is correctly configured for the SDRAM (see SDK provided examples) 3- Read up on how to best use cache by optimum placement of data within your SDRAM. 4- use the internal SRAM space for things like HPI or serial port buffers. /Khalid |
(You need to be a member of c6x -- send a blank email to c6x-subscribe@yahoogroups.com )