AD535 | BIOS | Booting | Bootloader | C621 | C6211 | C6415 | C671 | C6711 | C6711DSK | C6713 | CCS | Chassaing | COFF | DAT | DM64 | DM642 | DMA | DSK671 | DSK6711 | EDM | EDMA | EMIF | Emulator | EVM | EVM620 | FFT | FIR | GPIO | Halting | HPI | HWI | IDK | JTAG | LDB | LDH | LDW | Linker | LMS | LOG_printf | Matlab | McBSP | MEM_alloc | MIPS | PCI | PCM3003 | Pipeline | Profiling | QDM | Reset | ROM | RTDX | Sampling | SDRAM | Stack | TEB | THS1206 | TMS320C621 | TMS320C6416 | TMS320C6711 | TMS320C6713 | UART | Vector Table | XBUS | XDS560

Hi, we're considering a C6711 DSK. The Ti Site (http://focus.ti.com/docs/tool/toolfolder.jhtml? PartNumber=TMDS320006711) states, "Operating at 150 MHz, the 'C6711 delivers an impressive 1200 MIPS and 600 MFLOPs for only U.S. $22* (1K units). " So Im lookin in the PDF file for the processor (sprs073d) and I see - " Fixed-Point: TMS320C6211 – 150-, 167-MHz Clock Rates – 6.7-, 6-ns Instruction Cycle Time – 1200, 1333 MIPS Floating-Point: TMS320C6711 – 100-, 150-MHz Clock Rates – 10-, 6.7-ns Instruction Cycle Time – 600, 900 MFLOPS – 512K-Bit (64K-Byte) L2 Unified Mapped " Can someone explain whether this thing does 600/900 Mflops or 1200/1333 Mips, or both, which would be okay by me. thanks, Adam

(You need to be a member of c6x -- send a blank email to c6x-subscribe@yahoogroups.com )

Adam The 6211 is fixed point and delivers the MIPS numbers, the 6711 is floating point and delivers the MFLOPS quoted. Both are available for 150MHz or 167MHz clocks hence the two pairs of numbers. The 100MHz/600MFLOPS is for the 6712 which is a cheaper/slower version of the 6711. The 6211 and 6711 DSK's are set to 150MHz. The 6212 has only just been announced so don't expect to be able to get a DSK for that for a while at least. Regards David Burkitt T L Jones - Microscan P O Box 1151 Christchurch New Zealand 0064 3 349 1752 FAX 0064 3 349 5466 http://www.tljones-microscan.co.nz -----Original Message----- From: Adam W [mailto:] Sent: Friday, January 19, 2001 7:11 AM To: Subject: [c6x] Speed and the need for Hi, we're considering a C6711 DSK. The Ti Site (http://focus.ti.com/docs/tool/toolfolder.jhtml? PartNumber=TMDS320006711) states, "Operating at 150 MHz, the 'C6711 delivers an impressive 1200 MIPS and 600 MFLOPs for only U.S. $22* (1K units). " So Im lookin in the PDF file for the processor (sprs073d) and I see - " Fixed-Point: TMS320C6211 – 150-, 167-MHz Clock Rates – 6.7-, 6-ns Instruction Cycle Time – 1200, 1333 MIPS Floating-Point: TMS320C6711 – 100-, 150-MHz Clock Rates – 10-, 6.7-ns Instruction Cycle Time – 600, 900 MFLOPS – 512K-Bit (64K-Byte) L2 Unified Mapped " Can someone explain whether this thing does 600/900 Mflops or 1200/1333 Mips, or both, which would be okay by me. thanks, Adam _____________________________________

______________________________
New Code Sharing Section now Live on DSPRelated.com. Learn about the Reward Program for Contributors here.



(You need to be a member of c6x -- send a blank email to c6x-subscribe@yahoogroups.com )

Adam, Comparing the speed of DSP chips by simple numbers is not terribly useful. The C62/C67 families are especially awkward to compare to other DSPs because of their VLIW instruction format. I try to compare these parts by considering how the instructions can be used for simple DSP algorithms. The most common computation is a convolution. This is simply MACs (multiply accumulates). The C6 and C62 compute in a similar manner for this function. In a convolution only 4 of the 8 computation units do useful computations. This would give you 600 MFLOPS compared to 1200 MIPS (TI's rating using all 8 computation units). I count each MAC as a single instruction as it is in most other DSPs. This gives you 300 MIPS vs. TIs rating. TI is really overrating these chips, very knowingly. When you are doing computations that access memory, the other four computation units are calculating addresses and accessing memory. These are functions that every other DSP chip does without counting them as MIPs. So at 150 MHz, the C67 and C62 chips are roughly equivalent to simpler chips running with dual accumulators at 150 MIPs. The C5510 will surpass that when it is out later this year. At 01:10 PM 1/18/01, you wrote: >Hi, > > we're considering a C6711 DSK. The Ti Site >(http://focus.ti.com/docs/tool/toolfolder.jhtml? >PartNumber=TMDS320006711) states, > >"Operating at 150 MHz, the 'C6711 delivers an impressive 1200 MIPS >and 600 MFLOPs for only U.S. $22* (1K units). " > >So Im lookin in the PDF file for the processor (sprs073d) and I see - > >" >Fixed-Point: TMS320C6211 >­ 150-, 167-MHz Clock Rates >­ 6.7-, 6-ns Instruction Cycle Time >­ 1200, 1333 MIPS > >Floating-Point: TMS320C6711 >­ 100-, 150-MHz Clock Rates >­ 10-, 6.7-ns Instruction Cycle Time >­ 600, 900 MFLOPS >­ 512K-Bit (64K-Byte) L2 Unified Mapped >" > >Can someone explain whether this thing does 600/900 Mflops or >1200/1333 Mips, or both, which would be okay by me. > > thanks, > Adam Rick Collins Arius - A Signal Processing Solutions Company Specializing in DSP and FPGA design Arius http://www.arius.com 4 King Ave 301-682-7772 Voice Frederick, MD 21701-3110 301-682-7666 FAX

______________________________
Start your Android Ice Cream Sandwich development on TI's AM35x Sitara ARM Cortex-A8 processor today.



(You need to be a member of c6x -- send a blank email to c6x-subscribe@yahoogroups.com )