AD535 | BIOS | Booting | Bootloader | C621 | C6211 | C6415 | C671 | C6711 | C6711DSK | C6713 | CCS | Chassaing | COFF | DAT | DM64 | DM642 | DMA | DSK671 | DSK6711 | EDM | EDMA | EMIF | Emulator | EVM | EVM620 | FFT | FIR | GPIO | Halting | HPI | HWI | IDK | JTAG | LDB | LDH | LDW | Linker | LMS | LOG_printf | Matlab | McBSP | MEM_alloc | MIPS | PCI | PCM3003 | Pipeline | Profiling | QDM | Reset | ROM | RTDX | Sampling | SDRAM | Stack | TEB | THS1206 | TMS320C621 | TMS320C6416 | TMS320C6711 | TMS320C6713 | UART | Vector Table | XBUS | XDS560

Hi everybody, I am currently working on the C6211, and am trying to interrupt the DSP through the HPI. The TI documentation details the use of DSPINT on the HPIC to send an interrupt, and the initial setting of the bit to boot from the host is working properly. My problem lies in setting the bit later on to trigger an interrupt after the DSP is running. The manual states that only the CPU can clear the DSPINT bit, I'm running a loop which monitors the DSPINT until it clears, at which time it begins idling... but after the DSPINT is cleared, a read of the HPIC shows that it is set almost immediately thereafter. Does anyone know of a bug or similar problem? I suspect the EDMA might be sending an interrupt, are there any intitializations or settings that I may be leaving out? Any help would be appreciated.... Thanks, Don Eubanks Signalogic, Inc.

(You need to be a member of c6x -- send a blank email to c6x-subscribe@yahoogroups.com )