AD535 | BIOS | Booting | Bootloader | C621 | C6211 | C6415 | C671 | C6711 | C6711DSK | C6713 | CCS | Chassaing | COFF | DAT | DM64 | DM642 | DMA | DSK671 | DSK6711 | EDM | EDMA | EMIF | Emulator | EVM | EVM620 | FFT | FIR | GPIO | Halting | HPI | HWI | IDK | JTAG | LDB | LDH | LDW | Linker | LMS | LOG_printf | Matlab | McBSP | MEM_alloc | MIPS | PCI | PCM3003 | Pipeline | Profiling | QDM | Reset | ROM | RTDX | Sampling | SDRAM | Stack | TEB | THS1206 | TMS320C621 | TMS320C6416 | TMS320C6711 | TMS320C6713 | UART | Vector Table | XBUS | XDS560

Hello everybody, I'm very new using this c6211. Actually, we have the dsk, code composer studio, but i have never used the 6211dsk. i'm still reading the related documents. i've tried the tms320c6000 tutorial with ccs. My question is, how do I configure the c6211. I have an external device which sends serial data and clock to the c6211dsk. so, i think the dsk is the slave here. and then, we have a raised cosine filter implemented in FPGA. our system looks like this ______________ serial data |------------->|------| |------| |----| eternal device| |c6211 |-/-->|FPGA |--->|DAC | --------------|------------->|------| |filter| |----| clock |------| What I'm thinking is, we'd configure it like: serial data----->c6211dsk pin DR1 clock----------->c6211dsk pin CLKR1 c6211dsk pin TOUT1------>c6211dsk pin FSR1 (substitute for the rx frame sync signal. dsk data pins 16 to 31---->FPGA data input pins dsk pin TOUT0---->FPGA clock pin dsk awe pin------>FPGA filter enable pin FPGA dataout pins---->Digital to Analog input pins. So, basically, I'll gonna use McBSP. I've seen an application note form TI, but the c62xx is configured as the master while in my case, it's the slave. I have also read the previous messages posted here(McBSP Configuration Help), but I can't understand all thosse written there. I also plan to use the EDMA(ping-pong buffering) but I don't know how this will interact with the McBSP. By the way, the TOUT0 frequency is 4.6875MHz (the sampling frequency). TOUT1 frequency is 4.8828125 KHz. The project we're doing is a modem. the modulation scheme we are building is pi/4 dqpsk. Any help? Thanks, Jane

______________________________
Start your Android Ice Cream Sandwich development on TI's AM35x Sitara ARM Cortex-A8 processor today.



(You need to be a member of c6x -- send a blank email to c6x-subscribe@yahoogroups.com )

Hi! It seems that your c6211 is not necessarily a slave. If your problem is configuring the McBSP is software. It is easy to control and configure the McBSPs using the DSP/BIOS. Why don't you implement your raised cosine filter using the c6211? The c6211 is quite capable of doing that. --emer On Thu, 22 Mar 2001 wrote: > Hello everybody, > > I'm very new using this c6211. Actually, we have the dsk, code > composer studio, but i have never used the 6211dsk. i'm still reading > the related documents. i've tried the tms320c6000 tutorial with ccs. > > My question is, how do I configure the c6211. > > I have an external device which sends serial data and clock to the > c6211dsk. so, i think the dsk is the slave here. and then, we have a > raised cosine filter implemented in FPGA. our system looks like this > ______________ serial data > |------------->|------| |------| |----| > eternal device| |c6211 |-/-->|FPGA |--->|DAC | > --------------|------------->|------| |filter| |----| > clock |------| > What I'm thinking is, we'd configure it like: > serial data----->c6211dsk pin DR1 > clock----------->c6211dsk pin CLKR1 > c6211dsk pin TOUT1------>c6211dsk pin FSR1 (substitute for the rx > frame sync signal. > dsk data pins 16 to 31---->FPGA data input pins > dsk pin TOUT0---->FPGA clock pin > dsk awe pin------>FPGA filter enable pin > FPGA dataout pins---->Digital to Analog input pins. > > So, basically, I'll gonna use McBSP. I've seen an application note > form TI, but the c62xx is configured as the master while in my case, > it's the slave. > I have also read the previous messages posted here(McBSP > Configuration Help), but I can't understand all thosse written there. > I also plan to use the EDMA(ping-pong buffering) but I don't know how > this will interact with the McBSP. > By the way, the TOUT0 frequency is 4.6875MHz (the sampling frequency). > TOUT1 frequency is 4.8828125 KHz. > > The project we're doing is a modem. the modulation scheme we are > building is pi/4 dqpsk. > > Any help? > Thanks, > Jane > > _____________________________________

______________________________
New Code Sharing Section now Live on DSPRelated.com. Learn about the Reward Program for Contributors here.



(You need to be a member of c6x -- send a blank email to c6x-subscribe@yahoogroups.com )