Sign in

username:

password:



Not a member?

Search c6x



Search tips

Subscribe to c6x



c6x by Keywords

AD535 | BIOS | Booting | Bootloader | C621 | C6211 | C6415 | C671 | C6711 | C6711DSK | C6713 | CCS | Chassaing | COFF | DAT | DM64 | DM642 | DMA | DSK671 | DSK6711 | EDM | EDMA | EMIF | Emulator | EVM | EVM620 | FFT | FIR | GPIO | Halting | HPI | HWI | IDK | JTAG | LDB | LDH | LDW | Linker | LMS | LOG_printf | Matlab | McBSP | MEM_alloc | MIPS | PCI | PCM3003 | Pipeline | Profiling | QDM | Reset | ROM | RTDX | Sampling | SDRAM | Stack | TEB | THS1206 | TMS320C621 | TMS320C6416 | TMS320C6711 | TMS320C6713 | UART | Vector Table | XBUS | XDS560

Ads

Discussion Groups

See Also

Embedded SystemsFPGAElectronics

Discussion Groups | TMS320C6x | the cache of c6211

Technical discussions about the TI C6000 DSPs (including the c62x, c64x and c67x DSPs).

  

Post a new Thread

the cache of c6211 - sowolf - Mar 27 2:21:00 2001

hi!
I'm new using the c6211 and want to test the benefit of using the cache.
But there have something comfuse me:
 
First,I load the program (dot-product of 300 samples) from 0x80000000(External memory interface CE0) and DO NOT open the cache,then get the cycles N1.
 
Second,I load the promgram from 0x80000000 and OPEN the cache,then get the cycles N2.
 
Lastly,I load the promgram from 0x800(use L2 cache as 64K bytes SRAM),and it can be completely load into onchip-memory,then get the cycles N3.
 
Now,we can find that N2 is more less than N1,It's OKay,but we also find that N3 is slightly great than N2!!
 
How can we explain this? If we can say that when we use the L2 cache as SRAM,we also disable L1P/D cahce?
 
Thanks,
Yelang
 



______________________________
New Code Sharing Section now Live on DSPRelated.com. Learn about the Reward Program for Contributors here.



(You need to be a member of c6x -- send a blank email to c6x-subscribe@yahoogroups.com )

Re: the cache of c6211 - Martin.J Thompson - Mar 27 14:44:00 2001

Hello Yelang,
>hi!
>I'm new using the c6211 and want to test the benefit of using the cache.
>But there have something comfuse me:
>
>First,I load the program (dot-product of 300 samples) from 0x80000000(External
memory interface
>CE0) and DO NOT open the cache,then get the cycles N1. Where is the data stored?

>Second,I load the promgram from 0x80000000 and OPEN the cache,then get the
cycles N2.
>
>Lastly,I load the promgram from 0x800(use L2 cache as 64K bytes SRAM),and it
can be
>completely load into onchip-memory,then get the cycles N3.
>
>Now,we can find that N2 is more less than N1,It's OKay,but we also find that N3
is slightly great
>than N2!!
>
>How can we explain this? If we can say that when we use the L2 cache as SRAM,we
also disable
>L1P/D cahce? I don't think you *can* disable the L1 cache. Fundamentally, the C6x11 devices
are cache based, and *cannot* access program memory directly.

So maybe the difference comes down to where your data are stored?

Cheers,
Martin
--
Martin Thompson BEng(Hons) CEng MIEE
TRW Automotive Advanced Product Development,
Stratford Road, Solihull, B90 4GW. UK
Tel: +44 (0)121-627-3569
mailto:



______________________________
New Code Sharing Section now Live on DSPRelated.com. Learn about the Reward Program for Contributors here.



(You need to be a member of c6x -- send a blank email to c6x-subscribe@yahoogroups.com )

Re: the cache of c6211 - sowolf - Mar 28 2:10:00 2001

thank you for your help!
When I load the programe to CE0 space,I also store the data to CE0 space.
And then I load both the programe and data to onchip-memory.
thank you.
Yelang

----- Original Message -----
From: Martin.J Thompson <>
To: <>; <>
Sent: Tuesday, March 27, 2001 10:44 PM
Subject: Re: [c6x] the cache of c6211 Hello Yelang,
>hi!
>I'm new using the c6211 and want to test the benefit of using the cache.
>But there have something comfuse me:
>
>First,I load the program (dot-product of 300 samples) from 0x80000000(External
memory interface
>CE0) and DO NOT open the cache,then get the cycles N1. Where is the data stored?

>Second,I load the promgram from 0x80000000 and OPEN the cache,then get the
cycles N2.
>
>Lastly,I load the promgram from 0x800(use L2 cache as 64K bytes SRAM),and it
can be
>completely load into onchip-memory,then get the cycles N3.
>
>Now,we can find that N2 is more less than N1,It's OKay,but we also find that N3
is slightly great
>than N2!!
>
>How can we explain this? If we can say that when we use the L2 cache as SRAM,we
also disable
>L1P/D cahce? I don't think you *can* disable the L1 cache. Fundamentally, the C6x11 devices
are cache based, and *cannot* access program memory directly.

So maybe the difference comes down to where your data are stored?

Cheers,
Martin
--
Martin Thompson BEng(Hons) CEng MIEE
TRW Automotive Advanced Product Development,
Stratford Road, Solihull, B90 4GW. UK
Tel: +44 (0)121-627-3569
mailto:


______________________________
New Code Sharing Section now Live on DSPRelated.com. Learn about the Reward Program for Contributors here.



(You need to be a member of c6x -- send a blank email to c6x-subscribe@yahoogroups.com )