AD535 | BIOS | Booting | Bootloader | C621 | C6211 | C6415 | C671 | C6711 | C6711DSK | C6713 | CCS | Chassaing | COFF | DAT | DM64 | DM642 | DMA | DSK671 | DSK6711 | EDM | EDMA | EMIF | Emulator | EVM | EVM620 | FFT | FIR | GPIO | Halting | HPI | HWI | IDK | JTAG | LDB | LDH | LDW | Linker | LMS | LOG_printf | Matlab | McBSP | MEM_alloc | MIPS | PCI | PCM3003 | Pipeline | Profiling | QDM | Reset | ROM | RTDX | Sampling | SDRAM | Stack | TEB | THS1206 | TMS320C621 | TMS320C6416 | TMS320C6711 | TMS320C6713 | UART | Vector Table | XBUS | XDS560

Hi: Is there a limit on the number of EDMA channels that can be open at a time - I understand that the EDMA crossbar processes one at a time, but wondering if having too many (say 6-10) user defined EDMA channels open on different priority levels can cause any weird performance. On a DM642 processor, I find that whenever I open 6 EDMA channels, the CIPR bitset never happens ! Appreciate any info, Regds ~ka

(You need to be a member of c6x -- send a blank email to c6x-subscribe@yahoogroups.com )