Sign in

username:

password:



Not a member?

Search c6x



Search tips

Subscribe to c6x



c6x by Keywords

AD535 | BIOS | Booting | Bootloader | C621 | C6211 | C6415 | C671 | C6711 | C6711DSK | C6713 | CCS | Chassaing | COFF | DAT | DM64 | DM642 | DMA | DSK671 | DSK6711 | EDM | EDMA | EMIF | Emulator | EVM | EVM620 | FFT | FIR | GPIO | Halting | HPI | HWI | IDK | JTAG | LDB | LDH | LDW | Linker | LMS | LOG_printf | Matlab | McBSP | MEM_alloc | MIPS | PCI | PCM3003 | Pipeline | Profiling | QDM | Reset | ROM | RTDX | Sampling | SDRAM | Stack | TEB | THS1206 | TMS320C621 | TMS320C6416 | TMS320C6711 | TMS320C6713 | UART | Vector Table | XBUS | XDS560

Sponsor

Industry's highest performing at the lowest power DSPs now as low as $5.00*
Start development today!
*volume pricing for 10ku

Discussion Groups

See Also

Embedded SystemsFPGAElectronics

Discussion Groups | TMS320C6x | External Memory Access with C64x

Technical discussions about the TI C6000 DSPs (including the c62x, c64x and c67x DSPs).

  

Post a new Thread

External Memory Access with C64x - cng...@lmint.com - May 5 20:00:00 2005

Hi

I am hoping to learn more about how C64x access memory with the L1/L2 cache architecture.

If I use try to read a 16-bit value (with LDH) from a non-cached region in the external SDRAM (64-bit wide), does C64x performs a 16-bit access to the SDRAM to fetch just that value? Or does it perform 64-bit reads to get 64 bytes (L1D line size) worth of data?

I did a simple test where I read-in a continguous block of memory using 16-bit access and it seems to be slower than the corresponding 32-bit/64-bit accesses. I am wondering why this is the case given that the L1D line size is 64 bytes..

Thanks

Chi Ho


______________________________
New Code Sharing Section now Live on DSPRelated.com. Learn about the Reward Program for Contributors here.



(You need to be a member of c6x -- send a blank email to c6x-subscribe@yahoogroups.com )