Sign in
Search c6x
Subscribe to c6x
c6x by Keywords
AD535 | BIOS | Booting | Bootloader | C621 | C6211 | C6415 | C671 | C6711 | C6711DSK | C6713 | CCS | Chassaing | COFF | DAT | DM64 | DM642 | DMA | DSK671 | DSK6711 | EDM | EDMA | EMIF | Emulator | EVM | EVM620 | FFT | FIR | GPIO | Halting | HPI | HWI | IDK | JTAG | LDB | LDH | LDW | Linker | LMS | LOG_printf | Matlab | McBSP | MEM_alloc | MIPS | PCI | PCM3003 | Pipeline | Profiling | QDM | Reset | ROM | RTDX | Sampling | SDRAM | Stack | TEB | THS1206 | TMS320C621 | TMS320C6416 | TMS320C6711 | TMS320C6713 | UART | Vector Table | XBUS | XDS560
Discussion Groups
Discussion Groups | TMS320C6x | SDRAM interface problem
Technical discussions about the TI C6000 DSPs (including the c62x, c64x and c67x DSPs).
SDRAM interface problem - Bhaskar Reddy N - Jun 25 8:29:00 2005
First of all thanks for the suggestions.
Here are few more observations about the problem.
When SDRAM is enabled and refresh is happening, there
is no problem with UART until i would't write onto
SDRAM.
If i read SDRAM. it has no effect. UART works
normally.
Once I write onto SDRAM, UART gets currupted.
If i write less no of bytes, say 10, it some times do
not disturb uart, but sometimes it does.
If i write more no of bytes it always disturbs.
This phenomonon is irrespective of location within
SDRAM.
Once again thanks for your help.
BHASKAR REDDY . N
Mysore
Cell: 9880 177365
__________________________________________________
">http://mail.yahoo.com
(You need to be a member of c6x -- send a blank email to c6x-subscribe@yahoogroups.com )
Re: SDRAM interface problem - Jeff Brower - Jun 25 22:12:00 2005
Bhaskar-
> First of all thanks for the suggestions.
> Here are few more observations about the problem.
> When SDRAM is enabled and refresh is happening, there
> is no problem with UART until i would't write onto
> SDRAM.
> If i read SDRAM. it has no effect. UART works
> normally.
> Once I write onto SDRAM, UART gets currupted.
> If i write less no of bytes, say 10, it some times do
> not disturb uart, but sometimes it does.
> If i write more no of bytes it always disturbs.
> This phenomonon is irrespective of location within
> SDRAM.
One suggestion is to temporarily OR a GPIO pin with /CE3 and connect to
/CS signal on your UART. When configuring your UART, set the GPIO pin low
so /CE3 can work normally.... but before writing to SDRAM, set the GPIO
pin to high.
This will tell you whether the UART is the problem or your timing between
SDRAM writes and async writes using /CE3 is the problem. If the UART is
*still* corrupted then somehow your UART is responding to /AWE even when
/CS is high.
Yes this is a bit of board re-work, but not too bad... hopefully you have
an unused OR-gate or unused CPLD pins you can use. The extra effort is a
small price to pay for a way to break this problem down and get a clear
view.
-Jeff
(You need to be a member of c6x -- send a blank email to c6x-subscribe@yahoogroups.com )
> First of all thanks for the suggestions.
> Here are few more observations about the problem.
> When SDRAM is enabled and refresh is happening, there
> is no problem with UART until i would't write onto
> SDRAM.
> If i read SDRAM. it has no effect. UART works
> normally.
> Once I write onto SDRAM, UART gets currupted.
> If i write less no of bytes, say 10, it some times do
> not disturb uart, but sometimes it does.
> If i write more no of bytes it always disturbs.
> This phenomonon is irrespective of location within
> SDRAM.
One suggestion is to temporarily OR a GPIO pin with /CE3 and connect to
/CS signal on your UART. When configuring your UART, set the GPIO pin low
so /CE3 can work normally.... but before writing to SDRAM, set the GPIO
pin to high.
This will tell you whether the UART is the problem or your timing between
SDRAM writes and async writes using /CE3 is the problem. If the UART is
*still* corrupted then somehow your UART is responding to /AWE even when
/CS is high.
Yes this is a bit of board re-work, but not too bad... hopefully you have
an unused OR-gate or unused CPLD pins you can use. The extra effort is a
small price to pay for a way to break this problem down and get a clear
view.
-Jeff
(You need to be a member of c6x -- send a blank email to c6x-subscribe@yahoogroups.com )
Re: SDRAM interface problem - srini som - Jun 30 9:37:00 2005
check the refresh rate, Latency and the GCR. Best place is refer manf. spec
SDRAM
-
Bhaskar Reddy N <t...@yahoo.com> wrote:
Bhaskar Reddy N <t...@yahoo.com> wrote:
First of all thanks for the suggestions.
Here are few more observations about the problem.
When SDRAM is enabled and refresh is happening, there
is no problem with UART until i would't write onto
SDRAM.
If i read SDRAM. it has no effect. UART works
normally.
Once I write onto SDRAM, UART gets currupted.
If i write less no of bytes, say 10, it some times do
not disturb uart, but sometimes it does.
If i write more no of bytes it always disturbs.
This phenomonon is irrespective of location within
SDRAM.
Once again thanks for your help.
BHASKAR REDDY . N
Mysore
Cell: 9880 177365
__________________________________________________
<*> To visit your group on the web, go to:
http://groups.yahoo.com/group/c6x/
<*> To unsubscribe from this group, send an email to:
c...@yahoogroups.com
<*
__________________________________________________
(You need to be a member of c6x -- send a blank email to c6x-subscribe@yahoogroups.com )