AD535 | BIOS | Booting | Bootloader | C621 | C6211 | C6415 | C671 | C6711 | C6711DSK | C6713 | CCS | Chassaing | COFF | DAT | DM64 | DM642 | DMA | DSK671 | DSK6711 | EDM | EDMA | EMIF | Emulator | EVM | EVM620 | FFT | FIR | GPIO | Halting | HPI | HWI | IDK | JTAG | LDB | LDH | LDW | Linker | LMS | LOG_printf | Matlab | McBSP | MEM_alloc | MIPS | PCI | PCM3003 | Pipeline | Profiling | QDM | Reset | ROM | RTDX | Sampling | SDRAM | Stack | TEB | THS1206 | TMS320C621 | TMS320C6416 | TMS320C6711 | TMS320C6713 | UART | Vector Table | XBUS | XDS560

Hi everyone I'm using three DMA channels inside a c6202 DSP, two of them synchronized by external interrupts generated by FIFOs. The third one is aimed to be started upon a frame sync of DMA0 (read a complete set of data from a FIFO). The problem is that this interrupt never raises, despite I've enabled TCINT and Frame Sync and the DMA0 is effectively reading from the FIFO. The same programming works if I associate this transfer to the DMA writing to the output FIFO (DMA1). Can anyone tell me what's wrong with that? I'm using DSP/BIOS, CCS 2.0. ''~`` ( o o ) +-----------------.oooO--(_)--Oooo.-----------------+ | | | PABLO FRAILE | | .oooO | | ( ) Oooo. | +--------------------\ (----( )-------------------+ \_) ) / (_/

______________________________
Start your Android Ice Cream Sandwich development on TI's AM35x Sitara ARM Cortex-A8 processor today.



(You need to be a member of c6x -- send a blank email to c6x-subscribe@yahoogroups.com )