Sign in

username:

password:



Not a member?

Search c6x



Search tips

Subscribe to c6x



c6x by Keywords

AD535 | BIOS | Booting | Bootloader | C621 | C6211 | C6415 | C671 | C6711 | C6711DSK | C6713 | CCS | Chassaing | COFF | DAT | DM64 | DM642 | DMA | DSK671 | DSK6711 | EDM | EDMA | EMIF | Emulator | EVM | EVM620 | FFT | FIR | GPIO | Halting | HPI | HWI | IDK | JTAG | LDB | LDH | LDW | Linker | LMS | LOG_printf | Matlab | McBSP | MEM_alloc | MIPS | PCI | PCM3003 | Pipeline | Profiling | QDM | Reset | ROM | RTDX | Sampling | SDRAM | Stack | TEB | THS1206 | TMS320C621 | TMS320C6416 | TMS320C6711 | TMS320C6713 | UART | Vector Table | XBUS | XDS560


Discussion Groups

See Also

Embedded SystemsFPGAElectronics

Discussion Groups | TMS320C6x | C6711 with SDRAM and CL=2

Technical discussions about the TI C6000 DSPs (including the c62x, c64x and c67x DSPs).

  

Post a new Thread

C6711 with SDRAM and CL=2 - Stephen Turner - Dec 20 20:42:00 2001

Hi

In an attempt to squeeze a little more performance out of our C6711 design,
I'd
like to try running the SDRAM (Samsung 2Mx32) with a CAS Latency (CL) of 2
instead of 3.

The Samsung SDRAM I'm using will support a CL of 2 when running at 100MHz,
which is the speed we are running the EMIF at.

I've tried this, with no success and was wondering if anybody has achieved
this or could offer any more insight on why it may not be working.

Stephen Turner
AudioScience, Inc.



______________________________
New Code Sharing Section now Live on DSPRelated.com. Learn about the Reward Program for Contributors here.



(You need to be a member of c6x -- send a blank email to c6x-subscribe@yahoogroups.com )

Re: C6711 with SDRAM and CL=2 - Jeff Brower - Dec 24 11:38:00 2001

Stephen-

Just a guess here, but I bet there's good reason the processor speed on the DSK
C6x11 boards is 150 MHz, not 160, 166, 200 (C6211) or whatever the chips are
rated at. It's likely that the 150 MHz value, combined with the slowest memory
timing register values allowed by the C6xxx devices, just fits within the -7 and

-8 (nsec) access time SDRAMs used on the DSK boards, and keeps the cost of the
board down by not requiring faster SDRAM devices.

What is the access time on your SDRAMs?

Jeff Brower
DSP sw/hw engineer
Signalogic

On Thu, 20 Dec 2001, "Stephen Turner" <> wrote:
>Hi
>
>In an attempt to squeeze a little more performance out of our C6711 design,
>I'd
>like to try running the SDRAM (Samsung 2Mx32) with a CAS Latency (CL) of 2
>instead of 3.
>
>The Samsung SDRAM I'm using will support a CL of 2 when running at 100MHz,
>which is the speed we are running the EMIF at.
>
>I've tried this, with no success and was wondering if anybody has achieved
>this or could offer any more insight on why it may not be working.
>
>Stephen Turner
>AudioScience, Inc.



______________________________
New Code Sharing Section now Live on DSPRelated.com. Learn about the Reward Program for Contributors here.



(You need to be a member of c6x -- send a blank email to c6x-subscribe@yahoogroups.com )