AD535 | BIOS | Booting | Bootloader | C621 | C6211 | C6415 | C671 | C6711 | C6711DSK | C6713 | CCS | Chassaing | COFF | DAT | DM64 | DM642 | DMA | DSK671 | DSK6711 | EDM | EDMA | EMIF | Emulator | EVM | EVM620 | FFT | FIR | GPIO | Halting | HPI | HWI | IDK | JTAG | LDB | LDH | LDW | Linker | LMS | LOG_printf | Matlab | McBSP | MEM_alloc | MIPS | PCI | PCM3003 | Pipeline | Profiling | QDM | Reset | ROM | RTDX | Sampling | SDRAM | Stack | TEB | THS1206 | TMS320C621 | TMS320C6416 | TMS320C6711 | TMS320C6713 | UART | Vector Table | XBUS | XDS560

Hi,

I'm using the QDMA on the C6713 - It seems that I have to do a
Cache_clean() of the SDRAM before each copy with the QDMA.

(The copy is done from the IRAM to the cachable SDRAM)

Does it make sense ? I couldn't find it in TI manuals.

Thanks

Meir.



______________________________
New Code Sharing Section now Live on DSPRelated.com. Learn about the Reward Program for Contributors here.



(You need to be a member of c6x -- send a blank email to c6x-subscribe@yahoogroups.com )

Hello Meir,

TI mentions in several places [they have some good app
notes on the subject] that there are issues related to
'cache-able' memory and DMA transfers. The bottom
line is [as I see it] that the cache is a 'CPU cache'
and not a 'memory access cache'. DMA transfers do not
go through the CPU, therefore they are not cached.

mikedunn

--- meir_kenigsztein <meir_kenigsztein@meir...>
wrote:

> Hi,
>
> I'm using the QDMA on the C6713 - It seems that I
> have to do a
> Cache_clean() of the SDRAM before each copy with the
> QDMA.
>
> (The copy is done from the IRAM to the cachable
> SDRAM)
>
> Does it make sense ? I couldn't find it in TI
> manuals.
>
> Thanks
>
> Meir. > c6x-unsubscribe@c6x-...





(You need to be a member of c6x -- send a blank email to c6x-subscribe@yahoogroups.com )