AD535 | BIOS | Booting | Bootloader | C621 | C6211 | C6415 | C671 | C6711 | C6711DSK | C6713 | CCS | Chassaing | COFF | DAT | DM64 | DM642 | DMA | DSK671 | DSK6711 | EDM | EDMA | EMIF | Emulator | EVM | EVM620 | FFT | FIR | GPIO | Halting | HPI | HWI | IDK | JTAG | LDB | LDH | LDW | Linker | LMS | LOG_printf | Matlab | McBSP | MEM_alloc | MIPS | PCI | PCM3003 | Pipeline | Profiling | QDM | Reset | ROM | RTDX | Sampling | SDRAM | Stack | TEB | THS1206 | TMS320C621 | TMS320C6416 | TMS320C6711 | TMS320C6713 | UART | Vector Table | XBUS | XDS560

Hi all : Question on EDMA transfers: (pertains to 6711 DSK) What memory-mapped EDMA registers do I need to set if I want to an unsynchronized EDMA transfer ? (i.e. CPU-iitiated). I would like the EDMA to set the relevant CIPR bit on completion, and then check the bit for completion. For the initial setting, I would like to set the relevant CIPR bit so that I can put the wait-start transfer-process inside a loop, trouble is that the relevant CIPR bits DO NOT get set by just an assignment. Suddenly Im wondering if CIPR register is accessible for writes by the program !! Would really appreciate any info. or pointers on CPU-initiated EDMA and on setting CIPR register ! Thanks very much ka

______________________________
New Code Sharing Section now Live on DSPRelated.com. Learn about the Reward Program for Contributors here.



(You need to be a member of c6x -- send a blank email to c6x-subscribe@yahoogroups.com )

You could try the following: a) Write into the Event Set Register (ESR located at 0x01A0 FFFC). Writing a '1' into any bit position causes that event to be triggered. The EER (Event Enable register) does not have to be set in this case. b) Now if TCINT bit in options entry is set to '1' for a EDMA channel and a specific transfer complete code is provides, the EDMA controller sets a bit in the CIPR register. This can be monitored for completion. A very good document on all of this is spru190D (Peripherals reference guide). Regards, Subrangshu akalya wrote: > Hi all : > > Question on EDMA transfers: (pertains to 6711 DSK) > > What memory-mapped EDMA registers do I need to set if I want to an > unsynchronized EDMA transfer ? (i.e. CPU-iitiated). I would like the > EDMA to set the relevant CIPR bit on completion, and then check the > bit for completion. > > For the initial setting, I would like to set the relevant CIPR bit so > that I can put the wait-start transfer-process inside a loop, trouble > is that the relevant CIPR bits DO NOT get set by just an assignment. > Suddenly Im wondering if CIPR register is accessible for writes by > the program !! > > Would really appreciate any info. or pointers on CPU-initiated EDMA > and on setting CIPR register ! > > Thanks very much > ka > > _____________________________________ -- Subrangshu Kumar Das Ph: +(91)(80)5099-721 DSP Design Email: Texas Instruments

______________________________
New Code Sharing Section now Live on DSPRelated.com. Learn about the Reward Program for Contributors here.



(You need to be a member of c6x -- send a blank email to c6x-subscribe@yahoogroups.com )