AD535 | BIOS | Booting | Bootloader | C621 | C6211 | C6415 | C671 | C6711 | C6711DSK | C6713 | CCS | Chassaing | COFF | DAT | DM64 | DM642 | DMA | DSK671 | DSK6711 | EDM | EDMA | EMIF | Emulator | EVM | EVM620 | FFT | FIR | GPIO | Halting | HPI | HWI | IDK | JTAG | LDB | LDH | LDW | Linker | LMS | LOG_printf | Matlab | McBSP | MEM_alloc | MIPS | PCI | PCM3003 | Pipeline | Profiling | QDM | Reset | ROM | RTDX | Sampling | SDRAM | Stack | TEB | THS1206 | TMS320C621 | TMS320C6416 | TMS320C6711 | TMS320C6713 | UART | Vector Table | XBUS | XDS560

I want to connect a fifo with width of 16 bit to C6415 EMIFA . To read the fifo using PDT ( peripherral device transfer ) The EMIFA has a 64 bit width SDRAM as the destanation for the transfer and the sorce is the fifo . ( like the Figure 10-63 in TI doc. SPRU190D ) . The qustion is if I preform a PDT write transfer from the fifo to the memory how will the data be writen in the memory ? will it be wirten in all the 64 bit byte after byte (first byte at byte 0 the next on byte 1 and then on byte 2 ...3 ..4 .. 5 and so on or it will be writen in byte 0,1 then on byte 8 , 9 ?

______________________________
Start your Android Ice Cream Sandwich development on TI's AM35x Sitara ARM Cortex-A8 processor today.



(You need to be a member of c6x -- send a blank email to c6x-subscribe@yahoogroups.com )

Hello > I want to connect a fifo with width of 16 bit to C6415 EMIFA . > The EMIFA has a 64 bit width SDRAM as the destanation for the In PDT mode, a single cycle to read the fifo and write to the SDRAM will be generated by the DMA & EMIF controllers. So you SHOULD use the same bus width for your SDRAM and your FIFO. If you simply wire your 16 bits fifo to EMIFA where the SDRAM is 64 bits, you will get into your fifo 1 WORD out of 4..... So you have 2 choices : - set your SDRAM on 16 bits (what a pity :) - use a 64 bits wide FIFO I suggest that you use a bus-sizing FIFO : see at IDT, they have fifo that that be 64 bits on one side and 16 bits on the other side. Note : I suppose that you know that PDT is not working on TMX silicon ? Regards, Jean-Michel MERCIER ------------------------------------------------------- dsp & imaging - www.ateme.com ATEME - 26 Burospace - 91573 BIEVRES Tel : +33 (0)1 69 35 89 73 (direct) Fax : +33 (0)1 60 19 13 95

______________________________
New Code Sharing Section now Live on DSPRelated.com. Learn about the Reward Program for Contributors here.



(You need to be a member of c6x -- send a blank email to c6x-subscribe@yahoogroups.com )

Hi Gabi, Before you go to PDT remmeber this feature still not working, see errata from TI. Eli Keren -----Original Message----- From: drenger_gabi [mailto:] Sent: Sun, June 23, 2002 10:55 AM To: Subject: [c6x] Fifo connection to C6415 I want to connect a fifo with width of 16 bit to C6415 EMIFA . To read the fifo using PDT ( peripherral device transfer ) The EMIFA has a 64 bit width SDRAM as the destanation for the transfer and the sorce is the fifo . ( like the Figure 10-63 in TI doc. SPRU190D ) . The qustion is if I preform a PDT write transfer from the fifo to the memory how will the data be writen in the memory ? will it be wirten in all the 64 bit byte after byte (first byte at byte 0 the next on byte 1 and then on byte 2 ...3 ..4 .. 5 and so on or it will be writen in byte 0,1 then on byte 8 , 9 ? _____________________________________

(You need to be a member of c6x -- send a blank email to c6x-subscribe@yahoogroups.com )