AD535 | BIOS | Booting | Bootloader | C621 | C6211 | C6415 | C671 | C6711 | C6711DSK | C6713 | CCS | Chassaing | COFF | DAT | DM64 | DM642 | DMA | DSK671 | DSK6711 | EDM | EDMA | EMIF | Emulator | EVM | EVM620 | FFT | FIR | GPIO | Halting | HPI | HWI | IDK | JTAG | LDB | LDH | LDW | Linker | LMS | LOG_printf | Matlab | McBSP | MEM_alloc | MIPS | PCI | PCM3003 | Pipeline | Profiling | QDM | Reset | ROM | RTDX | Sampling | SDRAM | Stack | TEB | THS1206 | TMS320C621 | TMS320C6416 | TMS320C6711 | TMS320C6713 | UART | Vector Table | XBUS | XDS560

Hi all, 

(...I know there's a lot of posts about cache usage but I'm too much
confused...)

   I have a problem, I want to realize a multichannel implementation of a g729
encoder for c6412.
I DON'T use L2 cache, I use all 256k as internal ram and I want to use external
SDRAM for storing all data of various channels (enc and dec) and I want to use
two buffers in internal ram for faster calculation....
So I want to process a buffer in IRAM while with qdma I'm copyng data for the
next channel to process: I need therefore to transfere from IRAM to SDRAM and
viceversa.
 
Must I invalidate L1 cache before qdma trasfers?? 
Someone can help me? I'm on the right way? 

Thank you
Tino

______________________________
Start your Android Ice Cream Sandwich development on TI's AM35x Sitara ARM Cortex-A8 processor today.



(You need to be a member of c6x -- send a blank email to c6x-subscribe@yahoogroups.com )