Sign in

username:

password:



Not a member?

Search c6x



Search tips

Subscribe to c6x



c6x by Keywords

AD535 | BIOS | Booting | Bootloader | C621 | C6211 | C6415 | C671 | C6711 | C6711DSK | C6713 | CCS | Chassaing | COFF | DAT | DM64 | DM642 | DMA | DSK671 | DSK6711 | EDM | EDMA | EMIF | Emulator | EVM | EVM620 | FFT | FIR | GPIO | Halting | HPI | HWI | IDK | JTAG | LDB | LDH | LDW | Linker | LMS | LOG_printf | Matlab | McBSP | MEM_alloc | MIPS | PCI | PCM3003 | Pipeline | Profiling | QDM | Reset | ROM | RTDX | Sampling | SDRAM | Stack | TEB | THS1206 | TMS320C621 | TMS320C6416 | TMS320C6711 | TMS320C6713 | UART | Vector Table | XBUS | XDS560

Sponsor

Industry's highest performing at the lowest power DSPs now as low as $5.00*
Start development today!
*volume pricing for 10ku

Discussion Groups

See Also

Embedded SystemsFPGAElectronics

Discussion Groups | TMS320C6x | Cache Operation for 6711

Technical discussions about the TI C6000 DSPs (including the c62x, c64x and c67x DSPs).

  

Post a new Thread

Cache Operation for 6711 - himachebrolu - Jul 9 14:21:00 2002

Hey buddies,
I've been working on the TMS6711 with the IDK(image developers kit).
I'm trying to do some real time stuff and so wanted to use the cache
instead of the SDRAM as I was losing some frames when using it.
Can anybody suggest me how to use the cache memory on the chip
efficiently.For now i would be concentrating on Image aquisition and
performing some basic functions such as filtering and motion
detection etc.
-Himachandra Chebrolu.



______________________________
Start your Android Ice Cream Sandwich development on TI's AM35x Sitara ARM Cortex-A8 processor today.



(You need to be a member of c6x -- send a blank email to c6x-subscribe@yahoogroups.com )

Re: Cache Operation for 6711 - Martin.J Thompson - Jul 10 13:47:00 2002

>Hey buddies,
>I've been working on the TMS6711 with the IDK(image developers kit).
>I'm trying to do some real time stuff and so wanted to use the cache
>instead of the SDRAM as I was losing some frames when using it.
>Can anybody suggest me how to use the cache memory on the chip
>efficiently.For now i would be concentrating on Image aquisition and
>performing some basic functions such as filtering and motion
>detection etc.

Do you want to use the L2 cache more efficiently, or use the internal SRAM in a
more structured fashion to gain more performance?

For the former, you need to optimise memory accesses so that the cache is not
thrashing a few locations, and that the L2 prefetches are used more optimally.

If the latter, you need to look at how your application acccesses memory and use
the DMA engine to make sure the next chunk of data to process is in internal
memory by the time the previous processing step finished.

Does that help?

Cheers,
Martin
--
Martin Thompson BEng(Hons) CEng MIEE
TRW Conekt
Stratford Road, Solihull, B90 4GW. UK
Tel: +44 (0)121-627-3569 -


______________________________
Start your Android Ice Cream Sandwich development on TI's AM35x Sitara ARM Cortex-A8 processor today.



(You need to be a member of c6x -- send a blank email to c6x-subscribe@yahoogroups.com )