AD535 | BIOS | Booting | Bootloader | C621 | C6211 | C6415 | C671 | C6711 | C6711DSK | C6713 | CCS | Chassaing | COFF | DAT | DM64 | DM642 | DMA | DSK671 | DSK6711 | EDM | EDMA | EMIF | Emulator | EVM | EVM620 | FFT | FIR | GPIO | Halting | HPI | HWI | IDK | JTAG | LDB | LDH | LDW | Linker | LMS | LOG_printf | Matlab | McBSP | MEM_alloc | MIPS | PCI | PCM3003 | Pipeline | Profiling | QDM | Reset | ROM | RTDX | Sampling | SDRAM | Stack | TEB | THS1206 | TMS320C621 | TMS320C6416 | TMS320C6711 | TMS320C6713 | UART | Vector Table | XBUS | XDS560

Hi H.Mahdavi  

I have exactly the same problem 

Can you please help me (If you have the solution)?

PF
>  
>
>    
>    
>Hello Dear,  
>We use C6416 DSP processor(DSK C6416 @720MHz) and Dughter card include FPGA
chip (Virtex-E).  
>we want to read data from FPGA around 60 MBytes/Sec trough EMIF port of DSP
Processor. but we can't do it.  
>we examine asynchroun and synchron method for reading of data from EMIF but
we only read data with 8 M sample per sec.  
>do you help us about that?  
>we think we should set the operation of L2 memory and cache operation.  
>but we don't know how do it.  
>  
>Best thanks  
>H.Mahdavi  
>  
>  
>  
>  
>  
>      	    
>  
>

______________________________
New Code Sharing Section now Live on DSPRelated.com. Learn about the Reward Program for Contributors here.



(You need to be a member of c6x -- send a blank email to c6x-subscribe@yahoogroups.com )