Sign in

Search c6x

Subscribe to c6x

c6x by Keywords

AD535 | BIOS | Booting | Bootloader | C621 | C6211 | C6415 | C671 | C6711 | C6711DSK | C6713 | CCS | Chassaing | COFF | DAT | DM64 | DM642 | DMA | DSK671 | DSK6711 | EDM | EDMA | EMIF | Emulator | EVM | EVM620 | FFT | FIR | GPIO | Halting | HPI | HWI | IDK | JTAG | LDB | LDH | LDW | Linker | LMS | LOG_printf | Matlab | McBSP | MEM_alloc | MIPS | PCI | PCM3003 | Pipeline | Profiling | QDM | Reset | ROM | RTDX | Sampling | SDRAM | Stack | TEB | THS1206 | TMS320C621 | TMS320C6416 | TMS320C6711 | TMS320C6713 | UART | Vector Table | XBUS | XDS560

Sponsor

Industry's highest performing at the lowest power DSPs now as low as $5.00*
Start development today!
*volume pricing for 10ku

Discussion Groups

Discussion Groups | TMS320C6x | C6711 cache - setup

Technical discussions about the TI C6000 DSPs (including the c62x, c64x and c67x DSPs).

Post a new Thread

C6711 cache - setup - nguyenngockhangken - Jul 22 21:14:00 2002

Does anyone know how to set up c6711 cache?

______________________________
New Code Sharing Section now Live on DSPRelated.com. Learn about the Reward Program for Contributors here.

(You need to be a member of c6x -- send a blank email to c6x-subscribe@yahoogroups.com )

Re: C6711 cache - setup - Author Unknown - Jul 23 17:05:00 2002

In a message dated Mon, 22 Jul 2002 4:14:44 PM Eastern Standard Time, writes: > Does anyone know how to set up c6711 cache? Setting up the cache must be done along with the SDRAM parameter configuration. Since I am using TI's DSK for code development, I used the software example, CnfDSP_nohost.c, under the C:\ti\examples\dsk6711\board_util\conftest\cnfdsp_nohost directory to config the SDRAM. Then I added the following lines *(unsigned volatile int *)L2CFG = 0x00000003; // 3 way cache, which you can change to *(unsigned volatile int *)MAR0 = 0x00000001; *(unsigned volatile int *)MAR1 = 0x00000001; *(unsigned volatile int *)MAR2 = 0x00000001; *(unsigned volatile int *)MAR3 = 0x00000001; Regards, /Khalid