Sign in

username:

password:



Not a member?

Search code-comp



Search tips

Subscribe to code-comp



code-comp by Keywords

ARM7 | BIOS | Bug | EVM | JTAG | Linker | LOG_printf | McBSP | Profiling | Relocation | RTDX | Simulator | Target | Watch

Sponsor

NEW! TMS320C6474: 3x the performance. 1/3 the cost. Three 1 GHz cores on 1 chip.

Discussion Groups

Discussion Groups | Code-Composer | Re: [c6x] How to turn on L1P and L1D cache

Technical discussions about Code Composer Studio.

  

Post a new Thread

Re: [c6x] How to turn on L1P and L1D cache - Bhooshan Iyer - Sep 20 2:10:00 2005



Just for the sake of completeness:You can turn L2 memory, which defaults as RAM, into Cache by using the CSL or by programming few bits. L2 can infact be confirgured to upto 4-way set associative cache. Sort of an un-clever word which implies that you can turn on or off any of the four 16kb section in a 64kb L2 size, into a cache as and when required.
 
--Bhooshan
 
On 9/19/05, Mike Dunn <m...@sbcglobal.net> wrote:
Gustl is correct L1P and L1D are always enabled for c64x and c671x devices.
 
Goto TI document spru190.pdf and look for the document number for something like 'c64x two level memory'...
 
mikedunn


Bernhard 'Gustl' Bauer <g...@quantec.de> wrote:
I don't think you can turn them off! At least for 67x they are always on

HTh

GustlLi Bing wrote:

> Hi, all DSP guys> Do you know how to turn on L1P and L1D cache in CCS?>




(You need to be a member of code-comp -- send a blank email to code-comp-subscribe@yahoogroups.com )