Sign in

username:

password:



Not a member?

Search fpgadsp



Search tips

Subscribe to fpgadsp



Discussion Groups

Discussion Groups | DSP & FPGA | CIC filter for sigma-delta converter em FPGA

For engineers implementing DSP functions on FPGAs. This is a NEW Group that has just been created. It should take a few weeks before the group is big enough to become active. Please join!

  

Post a new Thread

CIC filter for sigma-delta converter em FPGA - brito_rn - Nov 26 9:28:40 2007



Hi,

I have one question about the implementation of a CIC decimator
filter. How I can meet my especifications of a output range of 16 bits
in the CIC filter output? I have a 2nd order sigma-delta modulator
that has a bit stream (1 bit output). Can anyone give me some
information about this? The best informations is a CIC filter RTL with
explicit one bit input and explicit 16 bits output.

Sorry about my english, is not my primary language and thanks for help.

Brito.


(You need to be a member of fpgadsp -- send a blank email to fpgadsp-subscribe@yahoogroups.com )