Sign in

username:

password:



Not a member?

Search fpgadsp



Search tips

Subscribe to fpgadsp



Discussion Groups

Discussion Groups | DSP & FPGA | Project selection

For engineers implementing DSP functions on FPGAs. This is a NEW Group that has just been created. It should take a few weeks before the group is big enough to become active. Please join!

  

Post a new Thread

Project selection - "kamran.wadood" - Feb 26 15:51:07 2008



Hi there,
I am a student of MSc 
I want to do a project based on FPGA/VHDL and/or DSP. I want to do a 
project by which I can gain the skills right enough to get me a job.
My options are(please feel free to suggest something else as well):
1)FPGA Random number generator
2)FPGA square root function
3)DES Algorithm VHDL implementation (Someone suggested this as we get 
more chances to do synthesis over here than in other maths functions 
implementations? What do you say?)
4)IIR filter implementation on FPGA (Here both DSP and FPGA is covered)

I am just intermediate level in FPGA/VHDL and DSP. Hope to hear from 
you guys soon.
Thank you, 
Kamran


(You need to be a member of fpgadsp -- send a blank email to fpgadsp-subscribe@yahoogroups.com )

Re: Project selection - Sudarshan onkar - Feb 27 10:51:19 2008

hi
I feel doing special purpose DSP  or  processor would be better idea.
I did DES and yes it s fairly easy to synthesize .
On Mon, Feb 25, 2008 at 10:38 PM, kamran.wadood <k...@yahoo.co.uk>
wrote:

>   Hi there,
> I am a student of MSc
> I want to do a project based on FPGA/VHDL and/or DSP. I want to do a
> project by which I can gain the skills right enough to get me a job.
> My options are(please feel free to suggest something else as well):
> 1)FPGA Random number generator
> 2)FPGA square root function
> 3)DES Algorithm VHDL implementation (Someone suggested this as we get
> more chances to do synthesis over here than in other maths functions
> implementations? What do you say?)
> 4)IIR filter implementation on FPGA (Here both DSP and FPGA is covered)
>
> I am just intermediate level in FPGA/VHDL and DSP. Hope to hear from
> you guys soon.
> Thank you,
> Kamran
>
>  
>

-- 
Regards
Sudarshan



(You need to be a member of fpgadsp -- send a blank email to fpgadsp-subscribe@yahoogroups.com )