Sign in

username:

password:



Not a member?

Search fpgadsp



Search tips

Subscribe to fpgadsp



Sponsor

Evaluate multicore with Texas Instruments:
Low-cost evaluation module & free software development kit available NOW.

Discussion Groups

See Also

Embedded SystemsFPGAElectronics

Discussion Groups | DSP & FPGA | Regarding Interpolation filter

For engineers implementing DSP functions on FPGAs. This is a NEW Group that has just been created. It should take a few weeks before the group is big enough to become active. Please join!

  

Post a new Thread

Regarding Interpolation filter - seen...@gmail.com - Aug 7 10:49:01 2008

Hi,

I am implementing Quadrature Amplitude modulator in verilog.
In this first the serial data is converted into parallel form
and applied directly to the pulse shaping filter(interpolation by factor 4).
But my doubt is, how we can apply parallel bits(0's and 1's)directly to the
filter??????
In my reference paper the input to filter is marked as 2-bit parellel data and
output is marked as m-bit parellel data...

Can anybody help me please........




(You need to be a member of fpgadsp -- send a blank email to fpgadsp-subscribe@yahoogroups.com )