Hi,

I'm developing my own custom hardware design of FFT algorithm
(radix-2, CORDIC based), the design is resources constrained, with
certain timing requirements to be met (timing constraints are relaxed).
Now, I want to evaluate my design versus other area optimized
reference designs. I searched in Altera reference designs library, but
the FFT design there is balanced between time and area optimization,
however what I'm looking for is a purely resources optimized design to
have fair evaluation of my design.

Anybody can help?

Thanks in advance.

______________________________
StarterWare provides C-based no-OS platform support for the C6000 DSP devices.
Click here for details.



(You need to be a member of fpgadsp -- send a blank email to fpgadsp-subscribe@yahoogroups.com )