Sign in

username:

password:



Not a member?

Search fpgadsp



Search tips

Subscribe to fpgadsp



Sponsor

Evaluate multicore with Texas Instruments:
Low-cost evaluation module & free software development kit available NOW.

Discussion Groups

See Also

Embedded SystemsFPGAElectronics

Discussion Groups | DSP & FPGA | Altera EP1AGX60 configuration

For engineers implementing DSP functions on FPGAs. This is a NEW Group that has just been created. It should take a few weeks before the group is big enough to become active. Please join!

  

Post a new Thread

Altera EP1AGX60 configuration - bigbibby2002 - Aug 2 10:21:52 2009

hello everyone,there're some questions about the ALTERA EP1AGX60 device's
configuration.
Device: ARRIA GX EP1AGX60 
Configuration mode : AS 
1. if there's a erro in the configuration process,the STATUSn will be pulled
low.After that,what does the FPGA do? Reconfigurate or idle? 
2. In the configuration ,is the firt information that FPGA read from EPCS the
device ID? 
3. Where can I find the DCLK's DC character? I found the DCLK's peak output
voltage is not higher than 800mv.

  if you have some advise,please tell me .
______________________________
New Code Sharing Section now Live on DSPRelated.com. Learn about the Reward Program for Contributors here.



(You need to be a member of fpgadsp -- send a blank email to fpgadsp-subscribe@yahoogroups.com )