DSPRelated.com

DSP56F805 Synchronous sampling twice per PWM period

Started by Mstr in Freescale DSPs17 years ago 1 reply

Hello, I've got a sensorless BLDC motor control application on a DSP56F805. I'm sampling the entire ADC bank, including phase currents and...

Hello, I've got a sensorless BLDC motor control application on a DSP56F805. I'm sampling the entire ADC bank, including phase currents and voltages, at the trough of the PWM carrier (center aligned PWM) in order to measure average current. I'm using a minimum-ripple PWM scheme in which the top switch turns off and the current circulates around GND for part of the PWM cycle. For better ...


56F800DEMO problem with FIR Filter

Started by los_...@yahoo.com.ar in Freescale DSPs17 years ago

Hi, I'm Mateo We are Trying to implement a FIR Filter with a 56F800DEMO Board, outputing the signal via PWM, in audio band. The timer C2 is...

Hi, I'm Mateo We are Trying to implement a FIR Filter with a 56F800DEMO Board, outputing the signal via PWM, in audio band. The timer C2 is set for 8Khz, so the ADC is sampling with that clock base. The PWM is set for reload every cycle and its Frequency is also 8KHz. No matter the taps setting, we always have at the PWM output, some sort of impulse response "drived" by the input signal. ...


Question about SPI and PE

Started by in Freescale DSPs17 years ago 1 reply

Hi, I write again to ask you if you have an example about using PE to drive SCI. I was looking for in processor expert web site but I...

Hi, I write again to ask you if you have an example about using PE to drive SCI. I was looking for in processor expert web site but I couldn=92t find anythi= ng. Thanks =20 =20 Rodolfo =20 =20 =20 =20 =20


Use DSP563xx for new designs?

Started by jwyg...@hei.org in Freescale DSPs17 years ago 2 replies

I am about to embark on a new DSP design, and I am considering abandoning the DSP563xx family, mostly because over the past 5-7 years TI and...

I am about to embark on a new DSP design, and I am considering abandoning the DSP563xx family, mostly because over the past 5-7 years TI and Analog Devices have seemed to outpace Freescale in introducing new chip variants and software/tools support for its DSP processors. In a recent post to this group (see ), it was suggested that Fr


question about serial communication MC56f8323

Started by in Freescale DSPs17 years ago 1 reply

Hi everybody. I want to know if someone of you have worked with serial communication with a 56f8323. Have you an example? Thanks Rodolfo

Hi everybody. I want to know if someone of you have worked with serial communication with a 56f8323. Have you an example? Thanks Rodolfo


DD and DTS licences for the 563xx

Started by larry_fuse in Freescale DSPs17 years ago 4 replies

Hi everyone None of my dealers can tell me how to get information on the way the Dolby Digital and DTS licensing works for the 563xx Audio...

Hi everyone None of my dealers can tell me how to get information on the way the Dolby Digital and DTS licensing works for the 563xx Audio family. Thanks for your help Larry


question about FIR filters

Started by in Freescale DSPs17 years ago 1 reply

=20 Hi, I=92m writing because I=92m trying to work with a MC56f8323. I=92m tryi= ng to make a fir filter and I can=92t understand an example...

=20 Hi, I=92m writing because I=92m trying to work with a MC56f8323. I=92m tryi= ng to make a fir filter and I can=92t understand an example code that I have. My idea Is to acquire continuously, pass signal trough a filter and then transmit it via RS232. I=92m going to copy code that I have. Please, need comments. Thanks. =20 Rodolfo =20 PD: I don=92t understand why increment p...


Basic Read and Write operation for DR register of GPIO port!

Started by abdulrazaqali in Freescale DSPs17 years ago 4 replies

Any thoughts for getting the value from GPIO_B_DR register? I want to increment the GPIO_B_DR value after every iteration but no luck so far;-)...

Any thoughts for getting the value from GPIO_B_DR register? I want to increment the GPIO_B_DR value after every iteration but no luck so far;-) I'm getting the '0' value every time. /////////////////////////////// register po; asm(move #$0002 , X:GPIO_B_DR); po = 0; while(1) { asm(move X:GPIO_B_DR , X0); //Get DR register value in X0 asm(move X0 , po); // move it to po variable ...


F805 and flash_over_jtag

Started by btre...@sympatico.ca in Freescale DSPs18 years ago

Hi, I=92m trying to program a DSP56F805 with flash_over_jtag that came with Cod= eWarrior for 56800/E v7.3. For now, I=92m just trying the...

Hi, I=92m trying to program a DSP56F805 with flash_over_jtag that came with Cod= eWarrior for 56800/E v7.3. For now, I=92m just trying the test program that= =92s in the same folder. Flash_over_jtag flash805.cfg test805.S DSP56F800 Flash loader. Compiled on Jul 23 2003, 15:47:57. version Epsilon 0.7 (c) Motorola 2001 - 2002, MCSL Partial Copyright 2000-2002, Zloba Alexander I/O port d...


56F803 MSCAN correct bit timings @ 50 kbps

Started by doggy_freestart in Freescale DSPs18 years ago 1 reply

Hello all, I'm having problems with our network running at 50kbps. Over a long time (many hours or a few days) the MSCAN module goes dead and...

Hello all, I'm having problems with our network running at 50kbps. Over a long time (many hours or a few days) the MSCAN module goes dead and is no longer communicating. The environment is pretty noisy, but the CAN signals are not distorted. There are no CAN error interrupts, and the error counter remains at 0. What are the timings you are using? I've tried many different timings, the be...


Ask a Question to the DSPRelated community

To significantly increase your chances of receiving answers, please make sure to:

  1. Use a meaningful title
  2. Express your question clearly and well
  3. Do not use this forum to promote your product, service or business
  4. Write in clear, grammatical, correctly-spelled language
  5. Do not post content that violates a copyright