56303 | 563xx | 5680 | 56805 | 5680x | 56F80 | 56F800DEMO | 56F805 | 56f807 | 56F830 | ADC | Bootloader | Codec | CodeWarrior | CW5 | CW6 | Debugger | DSP56303 | DSP56303EVM | DSP563xx | DSP5680 | DSP56800 | DSP56807 | DSP56858 | DSP56858EVM | DSP56F803 | DSP56F805 | DSP56F807 | DSP56F80x | DSP56F826 | DSP56F827 | DSP56F8xx | EVM | FFT | Flash_over_jtag | GPIO | Interrupt | Interrupts | JTAG | LCD | Linker | MCF5307 | Metrowerks | Modulus | MSCAN | PCMaster | PWM | Quad | Rif | RTOS | SDK | SPI

Hi, I am currently trying to get my DSP56303EVM board to run at a frequency close to 100Mhz. According to the documentation, Fextal=12.288Mhz. I have therefore configured the PCTL register with the following value: $50007 This enables PLL operation and sets the XTLD bit. The MF bits take the value of 7. The output clock should therefore be 12.288*(7+1) = 98... Mhz I originally thought this was working well since the frequency counter gave me the correct value. When i tried analyzing CLKOUT using a logic analyzer however, i noticed that the clock was experiencing some little technical difficulties, the duty cycle and clock period varying dramatically from one pulse to the other. Has anyone ever had this problem ? I obviously looked in the motorola documentation and noticed somewhere that it says skew elimination is only guaranteed for MF <= 4. Would this explain my problem or am i just doing something wrong ? Thanks in advance. Guillaume

(You need to be a member of motoroladsp -- send a blank email to motoroladsp-subscribe@yahoogroups.com )

Currently I am using movep #$050006,X:M_PCTL ; DSP core at 12.288x7 = 86.016MHz in one of my apps running the DSP56364. Maybe the missing leading zero in your value makes the difference.... Please take a look what is stored in your pctl register. I guess $500070 which makes no sense... regards Christian > Hi, > > I am currently trying to get my DSP56303EVM board to run at a > frequency close to 100Mhz. According to the documentation, > Fextal=12.288Mhz. I have therefore configured the PCTL register with > the following value: $50007 > > This enables PLL operation and sets the XTLD bit. The MF bits take > the value of 7. The output clock should therefore be > > 12.288*(7+1) = 98... Mhz > > I originally thought this was working well since the frequency > counter gave me the correct value. When i tried analyzing CLKOUT > using a logic analyzer however, i noticed that the clock was > experiencing some little technical difficulties, the duty cycle and > clock period varying dramatically from one pulse to the other. > > Has anyone ever had this problem ? > > I obviously looked in the motorola documentation and noticed > somewhere that it says skew elimination is only guaranteed for MF <= > 4. Would this explain my problem or am i just doing something wrong ? > > Thanks in advance. > Guillaume > > _____________________________________ > /groups.php3 -- +++ GMX - Mail, Messaging & more http://www.gmx.net +++ Bitte lächeln! Fotogalerie online mit GMX ohne eigene Homepage!

(You need to be a member of motoroladsp -- send a blank email to motoroladsp-subscribe@yahoogroups.com )