56303 | 563xx | 5680 | 56805 | 5680x | 56F80 | 56F800DEMO | 56F805 | 56f807 | 56F830 | ADC | Bootloader | Codec | CodeWarrior | CW5 | CW6 | Debugger | DSP56303 | DSP56303EVM | DSP563xx | DSP5680 | DSP56800 | DSP56807 | DSP56858 | DSP56858EVM | DSP56F803 | DSP56F805 | DSP56F807 | DSP56F80x | DSP56F826 | DSP56F827 | DSP56F8xx | EVM | FFT | Flash_over_jtag | GPIO | Interrupt | Interrupts | JTAG | LCD | Linker | MCF5307 | Metrowerks | Modulus | MSCAN | PCMaster | PWM | Quad | Rif | RTOS | SDK | SPI

I am going trough the FSTART.C code To understand what it takes to set up the Processor for a C program. FSTART.C <snippit> #define TCR01 0xFFDF #define TCR2 0xFFDA #define MCR2 0XFFD2 #define SPCR0 0xFFE2 #define SPCR1 0xFFE6 <end snippit) I can not find any documentation on what registers reside Between X:$FFC1 and X:$FFF8 Can anyone steer me to some docs explaining This part of memory. I am using the 56805 Thanks Joe McCarron

(You need to be a member of motoroladsp -- send a blank email to motoroladsp-subscribe@yahoogroups.com )

Look in the following SDK file: ...\src\dsp56805evm\nos\include\arch.h The "..." is whichever directory you installed the SDK under, in my system it's: C:\Development\DSP568xx\Moto_SDK The memory from 0xFF80 to 0xFFFF is in the arch_sCore structure as follows: typedef volatile struct{ UWord16 Reserved1[0x79]; UWord16 BusControlReg; UWord16 Reserved2; UWord16 InterruptPriorityReg; UWord16 Reserved3[3]; UWord16 BusTransferReg; } arch_sCore; The location of the ArchCore structure is defined in the "linker.cmd" file as follows: .xCoreRegisters (RW) : ORIGIN = 0xFF80, LENGTH = 0x0080 FArchCore = ADDR(.xCoreRegisters); This address is defined to be the DSP chip Core registers at the end of the "arch.h" file: /* The locations of the following structures are defined in linker.cmd */ EXPORT arch_sIO ArchIO; EXPORT arch_sCore ArchCore; I hope this helps. Regards, Art Johnson Senior Systems Analyst PMC Prime Mover Controls Inc. 3600 Gilmore Way Burnaby, B.C., Canada V5G 4R8 Phone: 604 433-4644 FAX: 604 433-5570 Email: http://www.pmc-controls.com -----Original Message----- From: joemccarr [mailto:] Sent: Thursday, September 05, 2002 9:10 AM To: Subject: [motoroladsp] unknown memory locations? I am going trough the FSTART.C code To understand what it takes to set up the Processor for a C program. FSTART.C <snippit> #define TCR01 0xFFDF #define TCR2 0xFFDA #define MCR2 0XFFD2 #define SPCR0 0xFFE2 #define SPCR1 0xFFE6 <end snippit) I can not find any documentation on what registers reside Between X:$FFC1 and X:$FFF8 Can anyone steer me to some docs explaining This part of memory. I am using the 56805 Thanks Joe McCarron _____________________________________ /groups.php3

(You need to be a member of motoroladsp -- send a blank email to motoroladsp-subscribe@yahoogroups.com )