Technical discussions related to Speech Coding (all itu and other vocoders, ACELP, CELP, AMR, etc)
|
Hi all! i was wondering if anyone can explain the significance of "MIPS rating" of G.723.1 (or, for that matter any other recommendation like G.729).also how does one evaluate this rating? Thank you Sameer Kibey Pune,India. |
|
|
|
Sameer ! Kindly look at the following link. http://www.spa.com.au/faqs/mips.html I hope it helps nikhil ----- Original Message ----- To: <> Sent: Friday, March 22, 2002 12:25 PM Subject: [speechcoding] MIPS rating of G.723.1 > Hi all! > > i was wondering if anyone can explain the significance > of "MIPS rating" of G.723.1 (or, for that matter any > other recommendation like G.729).also how does one > evaluate this rating? > > Thank you > Sameer Kibey > Pune,India. > > > _____________________________________ -------------------------------------------------------------- Dexcel Electronics Designs (P) Ltd., Bangalore, India |
|
MIPS/MCPS -------------------- MIPS (or) MCPS (Million Cycles Per Second) is very important in the case of REAL time components likeITU-T G.723.1. The best optimised MCPS on single MAC (Multiply Accumulate ) processors is 17 and on dual MAC processors (completely parallel ALU & MAC) is 13 MCPS. MCPS is a very important performance figure in the case of speech codecs since this is the one that wins the competition many times ( when you have enough system memory). Why Is So Important? ------------------------------- MCPS determines the number of concurrent speech coding channels that can be run in the processor. For example, In a 80 MHz processor, If the implementation takes 17 MCPS per channel, then maximum of 4 channels can be supported in real time 4 * 17 = 68 (80). if we can reduce the MCPS per channel to 15 then maximum of 5 channels can be supported. Just reduction of 2 MCPS per channel given us one more channel. 5*15 = 75 ( 80). More the MCPS per channel means lesser the number of channels per processor. In the case of G.723.1 MCPS varies from 17 to 21 MCPS ( encoder + decoder) in single MAC processors. Regards Ganesan. K |