An FPGA Implementation of Hierarchical Motion Estimation for Embedded Oject Tracking
By Michael McErlean
This paper presents the hardware implementation of an algorithm developed to provide automatic motion detection and object tracking functionality embedded within intelligent CCTV systems. The implementation is targeted at an Altera Stratix FPGA making full use of the dedicated DSP resource. The Altera Nios embedded processor provides a platform for the tracking control loop and generic Pan Tilt Zoom camera interface. This paper details the explicit functional stages of the algorithm that lend themselves to an optimised pipelined hardware implementation. This implementation provides maximum data throughput, providing real-time operation of the described algorithm, and enables a moving camera to track a moving object in real time.
(prevention of automated downloads)
or simply enter your email address
and click on the pdf download button. We will send you right away
the link where you can access this document for free:
Rate this document: