Sign in

username or email:

password:



Not a member?
Forgot your password?

Search compdsp



Search tips

Ads

Discussion Groups

Free Online Books

See Also

Embedded SystemsFPGA

Discussion Groups | Comp.DSP | Channel order and matrix state of viterbi equalization

There are 4 messages in this thread.

You are currently looking at messages 1 to .


Is this discussion worth a thumbs up?

0

Channel order and matrix state of viterbi equalization - Fan.Zhang - 2009-01-07 05:46:00

Hi All,

I am learning viterbi equalization to deal with ISI caused by multichannel
effect.

Let us denote L as the channel memory, that means we have L+1 channel
taps. like this figure below. i.g.  L=4

 In --D--D--D--D--
     |  |  |  |  |
     |  |  |  |  |
     h0 h1 h2 h3 h4
     |  |  |  |  |
     |  |  |  |  |
         SIGMA
           |
           |
           Out

When we do viterbi algorithm, how many bits we need for each state in
trellis? 4 or 5? And why? I prefer 5, but I am not sure.

0000 0001 0010 ----1111?  or 00000 00001 ----11111?


Thanks,

Frankie
     

______________________________
New DSP Code Snippets Section now Live.   Learn more about the reward program for contributors here.

Re: Channel order and matrix state of viterbi equalization - 2009-01-07 09:01:00



On Jan 7, 5:46 am, "Fan.Zhang" <zf...@sina.com> wrote:
> Hi All,
>
> I am learning viterbi equalization to deal with ISI caused by multichannel
> effect.
>
> Let us denote L as the channel memory, that means we have L+1 channel
> taps. like this figure below. i.g.  L=4
>
>  In --D--D--D--D--
>      |  |  |  |  |
>      |  |  |  |  |
>      h0 h1 h2 h3 h4
>      |  |  |  |  |
>      |  |  |  |  |
>          SIGMA
>            |
>            |
>            Out
>
> When we do viterbi algorithm, how many bits we need for each state in
> trellis? 4 or 5? And why? I prefer 5, but I am not sure.
>
> 0000 0001 0010 ----1111?  or 00000 00001 ----11111?
>
> Thanks,
>
> Frankie

You must have enough Viterbi states to represent all of the possible
values for the channel's memory. So, if your channel model uses the
current bit as well as the last 4 bits, then you need 2^4 = 16 states.

Jason
______________________________
New DSP Code Snippets Section now Live.   Learn more about the reward program for contributors here.

Re: Channel order and matrix state of viterbi equalization - John - 2009-01-07 12:46:00

On Jan 7, 9:01 am, cincy...@gmail.com wrote:
> On Jan 7, 5:46 am, "Fan.Zhang" <zf...@sina.com> wrote:
>
>
>
> > Hi All,
>
> > I am learning viterbi equalization to deal with ISI caused by multichannel
> > effect.
>
> > Let us denote L as the channel memory, that means we have L+1 channel
> > taps. like this figure below. i.g.  L=4
>
> >  In --D--D--D--D--
> >      |  |  |  |  |
> >      |  |  |  |  |
> >      h0 h1 h2 h3 h4
> >      |  |  |  |  |
> >      |  |  |  |  |
> >          SIGMA
> >            |
> >            |
> >            Out
>
> > When we do viterbi algorithm, how many bits we need for each state in
> > trellis? 4 or 5? And why? I prefer 5, but I am not sure.
>
> > 0000 0001 0010 ----1111?  or 00000 00001 ----11111?
>
> > Thanks,
>
> > Frankie
>
> You must have enough Viterbi states to represent all of the possible
> values for the channel's memory. So, if your channel model uses the
> current bit as well as the last 4 bits, then you need 2^4 = 16 states.
>
> Jason

Yes. It sounds like the OP includes the current input as part of the
memory, but that is incorrect. The current input dictates which
transition out of the prior state is taken when the input arrives.

John
______________________________
New DSP Code Snippets Section now Live.   Learn more about the reward program for contributors here.

Re: Channel order and matrix state of viterbi equalization - Fan.Zhang - 2009-01-08 03:42:00

>On Jan 7, 9:01 am, cincy...@gmail.com wrote:
>> On Jan 7, 5:46 am, "Fan.Zhang" <zf...@sina.com> wrote:
>>
>>
>>
>> > Hi All,
>>
>> > I am learning viterbi equalization to deal with ISI caused by
multichan>nel
>> > effect.
>>
>> > Let us denote L as the channel memory, that means we have L+1
channel
>> > taps. like this figure below. i.g.  L=4
>>
>> >  In --D--D--D--D--
>> >      |  |  |  |  |
>> >      |  |  |  |  |
>> >      h0 h1 h2 h3 h4
>> >      |  |  |  |  |
>> >      |  |  |  |  |
>> >          SIGMA
>> >            |
>> >            |
>> >            Out
>>
>> > When we do viterbi algorithm, how many bits we need for each state
in
>> > trellis? 4 or 5? And why? I prefer 5, but I am not sure.
>>
>> > 0000 0001 0010 ----1111?  or 00000 00001 ----11111?
>>
>> > Thanks,
>>
>> > Frankie
>>
>> You must have enough Viterbi states to represent all of the possible
>> values for the channel's memory. So, if your channel model uses the
>> current bit as well as the last 4 bits, then you need 2^4 = 16
states.
>>
>> Jason
>
>Yes. It sounds like the OP includes the current input as part of the
>memory, but that is incorrect. The current input dictates which
>transition out of the prior state is taken when the input arrives.
>
>John
>



Hi Jason and John,

Thanks for your help. I am clear now.

Frankie
______________________________
New DSP Code Snippets Section now Live.   Learn more about the reward program for contributors here.