Sign in

username or email:

password:



Not a member?
Forgot your password?

Search compdsp



Search tips

Ads

Discussion Groups

Free Online Books

See Also

Embedded SystemsFPGA

Discussion Groups | Comp.DSP | decimation filter delay

There are 1 messages in this thread.

You are currently looking at messages 1 to .


Is this discussion worth a thumbs up?

0

decimation filter delay - klusner - 2009-03-13 10:11:00

Hi members
I am new to multirate dsp ,I understand that to down sample you need to
have antialias filter bandlimited to Fs/2(Fs output sampling rate)and take
the M (decimation factor)samples and discard M-1 samples. My questions are

1)Is antialias filter itself called decimation filter 
2) delay in FIR filter is given as (N-1)/2 (N. no of taps) ,what is the
formula if I decimate by factor M, and Is this formula is applicable to all
kinds of FIR filter (I mean symmetric,antisymmetric ,linear phase etc)

3) If I decimate by two stages by M1,M2 factors ,How to calculate FIR
Filter delay 

Thanks in advance 

Regards
klus
 


______________________________
New DSP Code Snippets Section now Live.   Learn more about the reward program for contributors here.