Sign in

Not a member? | Forgot your Password?

Search compdsp

Search tips

Free PDF Downloads

A Quadrature Signals Tutorial: Complex, But Not Complicated

Understanding the 'Phasing Method' of Single Sideband Demodulation

Complex Digital Signal Processing in Telecommunications

Introduction to Sound Processing

C++ Tutorial

Introduction of C Programming for DSP Applications

Fixed-Point Arithmetic: An Introduction

Cascaded Integrator-Comb (CIC) Filter Introduction

Discussion Groups

FIR Filter Design Software

Free Online Books

See Also

Embedded SystemsFPGA

Discussion Groups | Comp.DSP | Question for bit number decision of decimation filter's output

There are 1 messages in this thread.

You are currently looking at messages 1 to .

Is this discussion worth a thumbs up?


Question for bit number decision of decimation filter's output - pcchen - 2009-05-06 11:06:00

Hi All,

I'm a HW engineer and need to design decimation filter for sigma-delta
ADC. After reading some articles and discussion from internet, I knew
decimation filter has 2 major function, downsample and 1-bit to multi-bit
data conversion. As all replies for, the output bit number
seems the max value of 1s accumulation, ex. 12-bit for 4095 oversampling.
But I found a sample code of decimation filter in datasheet of AD7401 that
is a sigma-delta ADC( ). That
decimation filter is implemented by a Sinc3 filter and 256 decimation rate.
The accumulation bit number is 24-bit in that filter. I don't realize why
it needs to 24-bit? Even all 256 sample are 1s, the max value is only 256.
If I change the decimation rate to 512 or 128, should I change the
accumulation bit number? Is there any rule for bit number decision for
decimator output? This question confused me a lot.... Thanks for your kind
advices in advance!

Best Regards,