Sign in
Search compdsp
comp.dsp by Keywords
Adaptive Filter | ADPCM | ADSP | ADSP-2181 | Aliasing | AMR | Anti-Aliasing | ARMA | Autocorrelation | AutoCovariance | Beamforming | Bessel | Blackfin | Butterworth | C6713 | CCS | Chebyshev | CIC Filter | Circular Convolution | Code Composer Studio | Comb Filter | Compression | Convolution | Cross Correlation | DCT | Decimation | Deconvolution | Demodulation | DM642 | DSP Boards | DSP/BIOS | DTMF | Echo Cancellation | Equalization | Equalizer | ETSI | EZLITE (Ez-kit Lite) | FFT | FFTW | FIR Filter | Fixed Point | FSK | G.711 | G.723 | G.729 | Gaussian Noise | Goertzel | GPIO | Hilbert Transform | IFFT | IIR Filter | Interpolation | Invariance | JTAG | Kalman | Laplace Transform | Levinson | LPC | McBSP | MIPS | Modulation | MPEG | Multirate | Notch Filter | Nyquist | OFDM | Oversampling | Pink Noise | Pitch | PLL | Polyphase | QAM | QDMA | Quantization | Quantizer | Radar | Random Noise | Reed Solomon | Remez | Resampling | RTDX | Sampling | Sharc | TI C6711 | Undersampling | Viterbi | Wavelets | White Noise | Wiener Filter | Windowing | XDS510PP | Z Transform
Sponsor
Discussion Groups
Free Online Books
See Also
Discussion Groups | Comp.DSP | gut feeling
There are 4 messages in this thread.
You are currently looking at messages 0 to 4.
gut feeling - d.pal - 2006-12-24 08:32:00
Is it possible to implement 2 g729 encode+decode at 100 MHz MIPS32 core with SDRAM as ram?______________________________
New DSP Code Snippets Section now Live. Learn more about the reward program for contributors here.
Re: gut feeling - Vladimir Vassilevsky - 2006-12-24 10:46:00
d.pal wrote: > Is it possible to implement 2 g729 encode+decode at 100 MHz MIPS32 core > with SDRAM as ram? > It looks possible however it may require a tough assembly coding. Vladimir Vassilevsky DSP and Mixed Signal Design Consultant http://www.abvolt.com______________________________
New DSP Code Snippets Section now Live. Learn more about the reward program for contributors here.
Re: gut feeling - Vladimir Vassilevsky - 2006-12-24 11:00:00
Vladimir Vassilevsky wrote: > > > d.pal wrote: > >> Is it possible to implement 2 g729 encode+decode at 100 MHz MIPS32 core >> with SDRAM as ram? >> > > It looks possible however it may require a tough assembly coding. > I take this back. One encoder + decoder should work, but I am doubtful about two encoders + decoders. Especially if you have to be 100% compliant with the original G.729 (not G.729a). Vladimir Vassilevsky DSP and Mixed Signal Design Consultant http://www.abvolt.com______________________________
New DSP Code Snippets Section now Live. Learn more about the reward program for contributors here.
Re: gut feeling - d.pal - 2007-01-02 23:32:00
> > >Vladimir Vassilevsky wrote: > >> >> >> d.pal wrote: >> >>> Is it possible to implement 2 g729 encode+decode at 100 MHz MIPS32 core >>> with SDRAM as ram? >>> >> >> It looks possible however it may require a tough assembly coding. >> > >I take this back. One encoder + decoder should work, but I am doubtful >about two encoders + decoders. Especially if you have to be 100% >compliant with the original G.729 (not G.729a). > >Vladimir Vassilevsky > >DSP and Mixed Signal Design Consultant > >http://www.abvolt.com > > > Thanks Vladimir, looks like lot of assembly coding waiting in the coming days...by the way I was let to know half of data cache is being used as a data buffer of sampled signals , i.e an accelerator is directly writing samples in data cache. A hardware innovation kind of thing. :-)______________________________
New DSP Code Snippets Section now Live. Learn more about the reward program for contributors here.