Sign in

username or email:

password:



Not a member?
Forgot your password?

Search compdsp



Search tips

Ads

Discussion Groups

Free Online Books

See Also

Embedded SystemsFPGA

Discussion Groups | Comp.DSP | Root raised cosine decimation

There are 2 messages in this thread.

You are currently looking at messages 1 to .


Is this discussion worth a thumbs up?

0

Root raised cosine decimation - vali_alex - 2007-10-02 08:54:00

Hi,

I have a root raised cosine in a receiver whose input is a 16x oversampled
signal. How do I do the decimation at the output, or how to find with
sample out of 16 to keep?
Is there any site or book where I can find information about this.
Thanks
______________________________
New DSP Code Snippets Section now Live.   Learn more about the reward program for contributors here.

Re: Root raised cosine decimation - mnentwig - 2007-10-02 09:32:00



>Hi,
>
>I have a root raised cosine in a receiver whose input is a 16x
oversampled
>signal. How do I do the decimation at the output, or how to find with
>sample out of 16 to keep?
>Is there any site or book where I can find information about this.
>Thanks
>
Hi,

it's called "decimation phase". The topic to look for is probably
"receiver synchronization and timing recovery", "symbol timing" etc.
Proakis might help, or most other textbooks on digital communications.

You might want to plot a so-called "eye diagram", and search for the phase
that gives the widest eye opening.

-mn
______________________________
New DSP Code Snippets Section now Live.   Learn more about the reward program for contributors here.