<?xml version="1.0" encoding="utf-8" ?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
<channel>
<title>Reza Ameli Blog on DSPRelated.com</title>
<link>https://www.dsprelated.com/blogs-1/nf/Reza_Ameli.php</link>
<description><![CDATA[RSS Feed for Reza Ameli Blog on DSPRelated.com]]></description>
<image><title>Reza Ameli Blog on DSPRelated.com</title>
<link>https://www.dsprelated.com/blogs-1/nf/Reza_Ameli.php</link>
<url>https://d23s79tivgl8me.cloudfront.net/user/profilepictures/109761.jpg</url>
</image>
<atom:link href="https://www.dsprelated.com/blogs_rss.php?bloggerid=109761" rel="self" type="application/rss+xml"></atom:link>
<language>en-US</language>
<lastBuildDate>Wed, 07 Oct 2026 22:49:54 +0000</lastBuildDate>
<pubDate>1791413394</pubDate>
<item>
<title>Discrete-Time PLLs, Part 1: Basics</title>
<link>https://www.dsprelated.com/showarticle/860.php</link>
<description><![CDATA[<p>Design Files:&nbsp;<a href="//www.dsprelated.com/new2/blogimages/109761/Part1.slx">Part1.slx</a>
</p>

<p style="text-align: justify;">Hi everyone,
</p>
<p style="text-align: justify;">In this series of tutorials on discrete-time PLLs we&nbsp;will be focusing on Phase-Locked Loops that can be implemented in discrete-time signal proessors such as FPGAs, DSPs and of course, MATLAB.
</p>
<p style="text-align: justify;">In the first part of the series, we will be reviewing the basics of continuous-time baseband&nbsp;PLLs and we...]]></description>
<pubDate>Tue, 01 Dec 2015 04:00:04 +0000</pubDate>
<author>Reza Ameli</author>
</item>
</channel>
</rss>