DSPRelated.com
Forums

One of my favorite mathematics jokes

Started by Rick Lyons 2 years ago6 replieslatest reply 2 years ago360 views
Two captains of industry, Arthur and George, were in a restaurant discussing the state of educational standards, particularly in the field of mathematics. Arthur...

Do we have to insert the DC null in OFDM when using RF direct sampling ADC architecture?

Started by amitjonak 4 years ago17 replieslatest reply 2 years ago769 views
Generally, DC Nulls are added in OFDM because zero-IF receivers don't pass the DC component. But what if I use an RF direct sampling architecture? Will there be...

Digital Emulation of Tube Amps

Started by nanmoniz 2 years ago2 replieslatest reply 2 years ago240 views
Hi guys, I'm doing some research work on emulating tube amps digitally and I'd appreciate any help you might be able to give me. I was looking into the Wiener-Hammerstein...

Very efficient (or parallel) Eigen solution for complex symmetric Matrix

Started by dgshaw6 2 years ago10 replieslatest reply 2 years ago186 views
I have a matrix that is complex but truly symmetric (not conjugate symmetric).I'm trying to find a reference that will help me build an extremely efficient implementation...

Whatever happened to "Wavelets"?

Started by poorimpulsecontrol 2 years ago9 replieslatest reply 2 years ago610 views
In the late 90s I learned about wavelets as the "big new thing" that would replace the Fourier transform. I could be mistaken, but I don't think that has come to...

Analyzing Gain Calibration Control loop

Started by kaung 2 years ago151 views
Hi All,I'm a DSP newbie trying to get myself more familiar with convergence algorithms and DSP in general. I've come across an article on gain calibration for time-interleaved...

doubt regarding the sentence in sliding dft

Started by abhishek11 2 years ago5 replieslatest reply 2 years ago148 views
 I am not able to understand  the line mentioned just above figure 4 in the article by E. Jacobsen and R.lyons, "The Sliding DFT"How to interpret this line:"When...

Optimal Cascaded FIR Decimator design

Started by andrewstanfordjason 2 years ago5 replieslatest reply 2 years ago316 views
I would like to design an FIR filter to decimate a high rate 1 bit signal to a low rate high bit signal. Due to implementation constraints I have fixed filter length...

Compute inverse FIR

Started by jfresnoz 2 years ago6 replieslatest reply 2 years ago265 views
Dear DSP experts,I have a measured FRF by impact testing and I have computed the IRF by ifft(). Now I want to compute the inverse IRF. I have read many posts in...

Delay measurement using single tone

Started by kaz 2 years ago7 replieslatest reply 2 years ago219 views
In Narrow Band IoT (used with 4G...) a device is scheduled once it is detected and its Time of arrival determined. The device sends single tone (in fact several...

Please login (on the right) if you already have an account on this platform.

Otherwise, please use this form to register (free) an join one of the largest online community for Electrical/Embedded/DSP/FPGA/ML engineers: