Is it possible to run the EMIF for DDR2 at speeds below 250 MHz (125M clk)? I want to interface directly to an ADC running at 100 MSPS.