I saw a document online about using DSP/BIOS for high interrupt rate.
Something I don't understand, can anyone help me to explain? Thanks.

In SPRAAX9 - August 2008, Page 10, Table 6
After SWI function, the program will go back to HWI_dispatch_ep. Does
that mean the DSP/BIOS will go back to this HWI after it finished SWI?
What will happen if there are other HWIs after SWI_post?

_____________________________________ Start a New Thread